Towards a parameterizable cycle-accurate ISS in ArchC

With the increase in the design complexity of MP-SoC architectures, flexible and accurate processor simulators became a necessity for exploring the vast design space solutions. In this paper, we present a flexible cycle-accurate ISS model based on ArchC 2.0 language. The model can have a variable pipeline depth and can be integrated easily in any SoC design based on SystemC. Its performance and capabilities are demonstrated by running MiBench embedded benchmark suite, while extracting pipeline statistics for each application.

[1]  Sandro Rigo,et al.  ArchC: a systemC-based architecture description language , 2004 .

[2]  Wayne H. Wolf,et al.  Multiprocessor Systems-on-Chips , 2004, ISVLSI.

[3]  Trevor Mudge,et al.  MiBench: A free, commercially representative embedded benchmark suite , 2001 .

[4]  S. Devadas,et al.  ISDL: An Instruction Set Description Language For Retargetability , 1997, Proceedings of the 34th Design Automation Conference.

[5]  Jason Cong,et al.  MC-Sim: an efficient simulation tool for MPSoC designs , 2008, ICCAD 2008.

[6]  David A. Patterson,et al.  Computer Architecture, Fifth Edition: A Quantitative Approach , 2011 .

[7]  Rodolfo Azevedo,et al.  Platform designer: An approach for modeling multiprocessor platforms based on SystemC , 2005, Des. Autom. Embed. Syst..

[8]  M.R. de Schultz,et al.  Automatically-retargetable model-driven tools for embedded code inspection in SoCs , 2007, 2007 50th Midwest Symposium on Circuits and Systems.

[9]  Spiridon Nikolaidis,et al.  Elimination of Overhead Operations in Complex Loop Structures for Embedded Microprocessors , 2008, IEEE Transactions on Computers.

[10]  Rodolfo Azevedo,et al.  Teaching computer architecture using an architecture description language , 2004, WCAE '04.

[11]  Nikil D. Dutt,et al.  EXPRESSION: a language for architecture exploration through compiler/simulator retargetability , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[12]  Rainer Leupers,et al.  Retargetable Code Generation Based on Structural Processor Description , 1998, Des. Autom. Embed. Syst..

[13]  Rodolfo Azevedo,et al.  The ArchC Architecture Description Language and Tools , 2005, International Journal of Parallel Programming.

[14]  Markus Freericks,et al.  Describing instruction set processors using nML , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[15]  Sharad Malik,et al.  A formal concurrency model based architecture description language for synthesis of software development tools , 2004, LCTES '04.

[16]  Luca Fossati,et al.  ReSP: A non-intrusive Transaction-Level Reflective MPSoC Simulation Platform for design space exploration , 2008, 2008 Asia and South Pacific Design Automation Conference.