An Energy-Efficient Level Shifter for Ultra Low-Voltage Digital LSIs

This brief presents a fast and energy-efficient level shifter with wide conversion range. To achieve both energy-efficient and high-speed voltage level conversion, a novel architecture combined with multi-threshold CMOS technique is employed in the proposed circuit. A mixed-threshold current mirror circuit is proposed to solve the reduced swing issue in the prior arts. Moreover, auxiliary bias circuits are inserted to guarantee that the low-threshold pull down networks could be strongly cut off while in leaking state. As a result, the power consumption would be reduced to a great extent. Measurement results based on SMIC 55-nm MTCMOS process demonstrate that the proposed level shifter could provide robust voltage conversion from 0.12V to 1.2V. At the target voltage of 0.3V, the proposed level shifter shows a propagation delay of 17.86ns, a static power of 73.95pW, and an energy per transition of 26.59fJ for input frequency of 1MHz.

[1]  David Blaauw,et al.  8.2 Batteryless Sub-nW Cortex-M0+ processor with dynamic leakage-suppression logic , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[2]  A. Wang,et al.  Modeling and sizing for minimum energy operation in subthreshold circuits , 2005, IEEE Journal of Solid-State Circuits.

[3]  Kaushik Roy,et al.  Exploring Asynchronous Design Techniques for Process-Tolerant and Energy-Efficient Subthreshold Operation , 2010, IEEE Journal of Solid-State Circuits.

[4]  A. Chandrakasan,et al.  A 180-mV subthreshold FFT processor using a minimum energy design methodology , 2005, IEEE Journal of Solid-State Circuits.

[5]  Zhigang Mao,et al.  A 0.35V 1.3pJ/cycle 20MHz 8-bit 8-tap FIR core based on wide-pulsed-latch pipelines , 2016, 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[6]  Reza Lotfi,et al.  A Low-Power Subthreshold to Above-Threshold Voltage Level Shifter , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Mi-Chang Chang,et al.  Transistor-and Circuit-Design Optimization for Low-Power CMOS , 2008, IEEE Transactions on Electron Devices.

[8]  Pranay Prabhat,et al.  A Subthreshold ARM Cortex-M0+ Subsystem in 65 nm CMOS for WSN Applications with 14 Power Domains, 10T SRAM, and Integrated Voltage Regulator , 2016, IEEE Journal of Solid-State Circuits.

[9]  Shrikant Adinath Narute,et al.  FAST AND WIDE RANGE VOLTAGE CONVERSION IN MULTISUPPLY VOLTAGE DESIGNS , 2016 .

[10]  Tony Tae-Hyoung Kim,et al.  An Area and Energy Efficient Ultra-Low Voltage Level Shifter With Pass Transistor and Reduced-Swing Output Buffer in 65-nm CMOS , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Chen Chen,et al.  An Energy-Efficient and Wide-Range Voltage Level Shifter With Dual Current Mirror , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Yajun Ha,et al.  A 65-nm 25.1-ns 30.7-fJ Robust Subthreshold Level Shifter With Wide Conversion Range , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Xu Cheng,et al.  Subthreshold Level Shifter With Self-Controlled Current Limiter by Detecting Output Error , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Bo Zhai,et al.  Performance and Variability Optimization Strategies in a Sub-200mV, 3.5pJ/inst, 11nW Subthreshold Processor , 2007, 2007 IEEE Symposium on VLSI Circuits.

[15]  Ulrich Rückert,et al.  A Subthreshold to Above-Threshold Level Shifter Comprising a Wilson Current Mirror , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Marco Lanuzza,et al.  Low-Power Level Shifter for Multi-Supply Voltage Designs , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  M. C. Chi,et al.  Gate Level Multiple Supply Voltage Assignment Algorithm for Power Optimization Under Timing Constraint , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Eby G. Friedman,et al.  Supply and Threshold Voltage Scaling Techniques , 2006 .