Design of digital filters for advanced telecommunications ASIC's using a special-purpose silicon compiler

Complex DSP (digital signal processor) ASICs (application-specific integrated circuits) typically feature high-quality filters implemented as dedicated blocks. FIDYS (filter 1di synthesis system) is a new VLSI recursive filter compiler, specifically designed to meet those needs. It is fully integrated from behavioral frequency template specifications down to layout. It comprises a specific approximation and synthesis procedure, the generation of a systolic architecture with parameterized pipelining based on dedicated bit-serial operators, and final generation of a densely packed layout based on a minimal dedicated set of 1- mu m CMOS basic cells. A lossless discrete integrator ladder filter structure is used. It features an outstanding low sensitivity and a high degree of modularity and regularity that directly result in streamlined hardware and an efficient placement with minimal routing overhead. Examples of representative applications for telecommunications circuits are presented. >

[1]  V. Olive,et al.  The Layout Automation Tools in the CVS IC Design System , 1989 .

[2]  Richard F. Lyon,et al.  Two's Complement Pipeline Multipliers , 1976, IEEE Trans. Commun..

[3]  S. Scanlan,et al.  Stability and exact synthesis of low-pass switched-capacitor filters , 1982 .

[4]  M. S. Tawfik,et al.  Exact design of switched-capacitor bandpass ladder filters , 1982 .

[5]  G. Goossens,et al.  Custom design of a VLSI PCM-FDM transmultiplexer from system specifications to circuit layout using a computer-aided design system , 1986 .

[6]  J. Assael,et al.  A switched capacitor filter silicon compiler , 1987, 1987 Symposium on VLSI Circuits.

[7]  F. Balestro,et al.  A bit-serial approach to VLSI implementation of digital LDI ladder filters , 1989, International Conference on Acoustics, Speech, and Signal Processing,.

[8]  Peter R. Cappello,et al.  Application-specific CAD of VLSI second-order sections , 1988, IEEE Trans. Acoust. Speech Signal Process..

[9]  L. Bruton.  Low-sensitivity digital ladder filters , 1975 .

[10]  A. Fettweis.  Wave digital filters: Theory and practice , 1986, Proceedings of the IEEE.

[11]  B. Ramesh,et al.  Low sensitivity digital LDI ladder filters with elliptic magnitude response , 1986 .

[12]  F.F. Yassa,et al.  A silicon compiler for digital signal processing: Methodology, implementation, and applications , 1987, Proceedings of the IEEE.

[13]  Leonard T. Bruton,et al.  Design and DSP-chip implementation of a novel bilinear-LDI digital Jaumann filter , 1990 .

[14]  Peter B. Denyer,et al.  VLSI Signal Processing: A Bit-Serial Approach , 1985 .

[15]  Gilles Privat,et al.  A novel class of serial-parallel redundant signed-digit multipliers , 1990, IEEE International Symposium on Circuits and Systems.

[16]  H. Baher,et al.  Exact synthesis of bandpass switched- capacitor LDI ladder filters , 1984 .

[17]  Louis-Oliver Donzelle,et al.  A new approach to layout of custom analog cells , 1991, Proceedings of the European Conference on Design Automation..

[18]  Marc Soler,et al.  Architectures pour le traitement de la parole , 1991 .

[19]  A. Sedra,et al.  Exact design of strays-insensitive switched-capacitor.ladder.filters , 1983 .