IBM System z10 design for RAS

The IBM System z10™ server reliability, availability, and serviceability (RAS) design continues to reduce the sources of server outages through innovative RAS architecture and techniques. The z10™ server introduced functional improvements that challenged the RAS design. Increases were made in the performance of each processor, the total number of processors, the total size of the memory, the amount of cache, the bandwidth of the I/O, the thermal density, and the exposure to soft errors. These changes demanded stronger RAS functions to prevent unscheduled outages. Significant improvements were made to the IBM e-business on demand® functions (concurrent, customer-requested upgrades) that enable customers to better manage capacity without having to take planned outages. The hypervisor simplified configuration changes, such as adding cryptography or channel subsystems to logical partitions, by eliminating the need for preplanning. Single-core checkstopping and single transparent CPU (central processing unit) sparing were added. The RAS functions reduced the number of scheduled outages. Product improvements were complemented by improvements in RAS modeling. This paper describes these RAS improvements and how they provide value to the customer.

[1]  Luiz C. Alves,et al.  Reliability, availability, and serviceability (RAS) of the IBM eServer z990 , 2004, IBM J. Res. Dev..

[2]  Pradip Bose,et al.  Phaser: Phased methodology for modeling the system-level effects of soft errors , 2008, IBM J. Res. Dev..

[3]  Chin-Long Chen,et al.  Error-Correcting Codes for Semiconductor Memory Applications: A State-of-the-Art Review , 1984, IBM J. Res. Dev..

[4]  Thomas B. Mathias,et al.  Autonomic computing and IBM System z10 active resource monitoring , 2009, IBM J. Res. Dev..

[5]  Franco Motika,et al.  Structural and functional test of IBM System z10 chips , 2009, IBM J. Res. Dev..

[6]  John G. Torok,et al.  Packaging design of the IBM System z10 Enterprise Class platform central electronic complex , 2009, IBM J. Res. Dev..

[7]  Timothy J. Dell,et al.  A white paper on the benefits of chipkill-correct ecc for pc server main memory , 1997 .

[8]  Aaron Tsai,et al.  Design and microarchitecture of the IBM system z10 microprocessor , 2009 .

[9]  Michael D. Hocker,et al.  Cryptographic system enhancements for the IBM System z9 , 2007, IBM J. Res. Dev..

[10]  C. L. Chen Symbol error correcting codes for memory applications , 1996, Proceedings of Annual Symposium on Fault Tolerant Computing.

[11]  Leendert van Doorn,et al.  The IBM PCIXCC: A new cryptographic coprocessor for the IBM eServer , 2004, IBM J. Res. Dev..

[12]  Carl Mayer,et al.  Reducing planned outages for book hardware maintenance with concurrent book replacement , 2007, IBM J. Res. Dev..

[13]  Timothy J. Dell,et al.  System RAS implications of DRAM soft errors , 2008, IBM J. Res. Dev..

[14]  David J. Lund,et al.  IBM System z9 eFUSE applications and methodology , 2007, IBM J. Res. Dev..

[15]  Vanda M. Lourenço,et al.  Capacity on Demand advancements on the IBM System z10 , 2009, IBM J. Res. Dev..