Is there experimental evidence for a difference between surface and bulk impact ionization in silicon?
暂无分享,去创建一个
[1] T. Thurgate,et al. An Impact Ionization Model for Two-Dimensional Device Simulation , 1985, IEEE Journal of Solid-State Circuits.
[2] Thomas N. Theis,et al. Electron heating in silicon dioxide and off‐stoichiometric silicon dioxide films , 1985 .
[3] J. Bude,et al. Impact ionization and distribution functions in sub-micron nMOSFET technologies , 1995, IEEE Electron Device Letters.
[4] S. Yamaguchi,et al. Accurate prediction of hot-carrier effects for a deep sub-/spl mu/m CMOS technology based on inverse modeling and full band Monte Carlo device simulation , 1996, 1996 International Conference on Simulation of Semiconductor Processes and Devices. SISPAD '96 (IEEE Cat. No.96TH8095).
[5] C. Jungemann,et al. On the accuracy and efficiency of substrate current calculations for sub-μm n-MOSFET's , 1996, IEEE Electron Device Letters.
[6] C. Jungemann,et al. On the influence of band structure and scattering rates on hot electron modeling , 1995 .
[7] F. Mcfeely,et al. Impact ionization in silicon , 1993 .
[8] B. Meinerzhagen. Consistent gate and substrate current modeling based on energy transport and the lucky electron concept , 1988, Technical Digest., International Electron Devices Meeting.
[9] S. Laux,et al. Understanding hot‐electron transport in silicon devices: Is there a shortcut? , 1995 .
[10] J.W. Slotboom,et al. Surface impact ionization in silicon devices , 1987, 1987 International Electron Devices Meeting.
[11] M. V. Fischetti,et al. Monte Carlo Simulation of Electron Transport in Si: The First 20 Years , 1996, ESSDERC '96: Proceedings of the 26th European Solid State Device Research Conference.
[12] J. Slotboom,et al. Non-local impact ionization in silicon devices , 1991, International Electron Devices Meeting 1991 [Technical Digest].
[13] R. V. Overstraeten,et al. Measurement of the ionization rates in diffused silicon p-n junctions , 1970 .
[14] H. Shimizu,et al. A novel embedded SRAM technology with 10-/spl mu/m/sup 2/ full-CMOS cells for 0.25-/spl mu/m logic devices , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.