A yield and speed enhancement scheme under within-die variations on 90nm LUT array
暂无分享,去创建一个
Kazutoshi Kobayashi | Hidetoshi Onodera | Manabu Kotani | Kazuya Katsuki | H. Onodera | Kazutoshi Kobayashi | K. Katsuki | M. Kotani
[1] H. Masuda,et al. Analysis and characterization of device variations in an LSI chip using an integrated device matrix array , 2003, IEEE Transactions on Semiconductor Manufacturing.
[2] James D. Meindl,et al. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration , 2002, IEEE J. Solid State Circuits.
[3] N. Kasai,et al. Evaluation of transistor property variations within chips on 300-mm wafers using a new MOSFET array test structure , 2004, IEEE Transactions on Semiconductor Manufacturing.
[4] S. B. Samaan. The impact of device parameter variations on the frequency and performance of VLSI chips , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..
[5] S. B. Samaan. The impact of device parameter variations on the frequency and performance of VLSI chips , 2004, ICCAD 2004.