A Fast-Lock, Jitter Filtering All-Digital DLL Based Burst-Mode Memory Interface

A 800 Mb/s to 3.2 Gb/s memory interface is designed that achieves 30% improved energy efficiency by eliminating idle mode power completely. The link is similar to a standard DDR architecture with the addition of a fast-lock DLL on the memory side that wakes up from 0 mW and locks within 3 clock cycles consuming 24 mW with residual timing error less than 33 mUI. Following initial lock, the DLL operates in a closed loop to compensate for V,T drift consuming 6 mW @ 1.6 GHz including a replica buffer. By incorporating an injection locked oscillator inside the loop, the DLL provides PLL like high frequency input jitter filtering, and corrects ±10% DCD without an additional duty cycle correction loop.

[1]  Lee-Sup Kim,et al.  100MHz-to–1GHz open-loop ADDLL with fast lock-time for mobile applications , 2010, IEEE Custom Integrated Circuits Conference 2010.

[2]  Soo-In Cho,et al.  A low-jitter mixed-mode DLL for high-speed DRAM applications , 2000, IEEE Journal of Solid-State Circuits.

[3]  A.C. Carusone,et al.  CMOS Oscillators for Clock Distribution and Injection-Locked Deskew , 2009, IEEE Journal of Solid-State Circuits.

[4]  John T. Stonick,et al.  A digital clock and data recovery architecture for multi-gigabit/s binary links , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[5]  Jun-Seok Park,et al.  A 1.2 V 30 nm 3.2 Gb/s/pin 4 Gb DDR4 SDRAM With Dual-Error Detection and PVT-Tolerant Data-Fetch Scheme , 2012, IEEE Journal of Solid-State Circuits.

[6]  T. Matano,et al.  A 2.5 ns clock access 250 MHz 256 Mb SDRAM with a synchronous mirror delay , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[7]  Jared Zerbe,et al.  A 400MHz – 1.6GHz fast lock, jitter filtering ADDLL based burst mode memory interface , 2013, 2013 Symposium on VLSI Circuits.

[8]  Masum Hossain,et al.  A programmable phase rotator based on time-modulated injection-locking , 2010, 2010 Symposium on VLSI Circuits.

[9]  J. Wei,et al.  A 660 MB/s interface megacell portable circuit in 0.3 /spl mu/m-0.7 /spl mu/m CMOS ASIC , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[10]  Yiu-Fai Chan,et al.  A portable digital DLL for high-speed CMOS interface circuits , 1999, IEEE J. Solid State Circuits.