Multi-Vth technique based on potential critical paths for NBTI effect and leakage tradeoff

NBTI-induced PMOS transistor aging has become an important influence factor of the circuit reliability in the current technological dimension. In this paper, Multi-Vth technique based on potential critical paths for NBTI effect and leakage tradeoff is proposed. The potential critical paths can be found at the preset timing margin and the critical gates in the potential critical paths can be replaced with the low threshold voltage type through the optimization algorithm mentioned in our paper. The experimental results on ISCAS85 benchmark circuits at 45nm node show that the after-aging delay improvement rate is up to 12.95%, which is obviously better than the current multi-threshold voltage scheme. Simultaneously, the leakage power overhead is less. Our method is more effective for the larger circuit in the anti-aging aspect.

[1]  Hao Luo,et al.  Aging-Leakage Tradeoffs Using Multi-Vth Cell Library , 2016, 2016 IEEE 25th Asian Test Symposium (ATS).

[2]  David Blaauw,et al.  Statistical optimization of leakage power considering process variations using dual-Vth and sizing , 2004, Proceedings. 41st Design Automation Conference, 2004..

[3]  Hai Zhou,et al.  Leakage power optimization with dual-V/sub th/ library in high-level synthesis , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[4]  Ramesh Karri,et al.  Simulation and analysis of negative-bias temperature instability aging on power analysis attacks , 2015, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[5]  Zhang Yao,et al.  Improved gate replacement technique for mitigating circuit NBTI effect , 2016 .

[6]  Kenneth M. Butler,et al.  A design-for-reliability approach based on grading library cells for aging effects , 2013, 2013 IEEE International Test Conference (ITC).

[7]  Yu Cao,et al.  Predictive Modeling of the NBTI Effect for Reliable Design , 2006, IEEE Custom Integrated Circuits Conference 2006.

[8]  Yu Cao,et al.  An efficient method to identify critical gates under circuit aging , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[9]  Xu Hui,et al.  NBTI aging analysis and aging-tolerant design of p-type domino AND gatesp , 2015, 2015 12th IEEE International Conference on Electronic Measurement & Instruments (ICEMI).

[10]  Yu Wang,et al.  Leakage Power and Circuit Aging Cooptimization by Gate Replacement Techniques , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Shih-Hsu Huang,et al.  NBTI-aware dual threshold voltage assignment for leakage power reduction , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[12]  Xiaowei Li,et al.  Leakage current estimation of CMOS circuit with stack effect , 2008, Journal of Computer Science and Technology.

[13]  Wei Zhang,et al.  NBTI-aware circuit node criticality computation , 2013, JETC.