A new architecture for FPGA based implementation of conversion of binary to double base number system (DBNS) using parallel search technique
暂无分享,去创建一个
[1] Graham A. Jullien,et al. Near canonic double-based number system (DBNS) with applications in digital signal processing , 1996, Optics & Photonics.
[2] B. Lee. A new algorithm to compute the discrete cosine Transform , 1984 .
[3] Roberto Muscedere,et al. Efficient techniques for binary-to-multidigit multidimensional logarithmic number system conversion using range-addressable look-up tables , 2005, IEEE Transactions on Computers.
[4] Roberto Muscedere,et al. A 2-digit DBNS filter architecture , 2000, 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528).
[5] Russell Tessier,et al. c ○ 2001 Kluwer Academic Publishers. Manufactured in The Netherlands. Reconfigurable Computing for Digital Signal Processing: A Survey ∗ , 1999 .
[6] Graham A. Jullien,et al. Theory and applications for a double-base number system , 1997, Proceedings 13th IEEE Sympsoium on Computer Arithmetic.
[7] Amitabha Sinha,et al. A novel architecture for conversion of binary to single digit double base numbers , 2010, CARN.
[8] W.C. Miller,et al. On efficient techniques for difficult operations in one and two-digit DBNS index calculus , 2000, Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers (Cat. No.00CH37154).
[9] Majid Ahmadi,et al. A hybrid DBNS processor for DSP computation , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).