INTEGRATED TESTING, MODELING AND FAILURE ANALYSIS OF CSP Nl FOR ENHANCED BOARD LEVEL RELIABILITY

The Wafer Level Chip Scale Package (WLCSP) is gaining popularity for its performance and for its ability to meet miniaturization requirements of certain electronic products, especially handheld devices like cell phones. Due to differential bending between the silicon die and the PCB and the large stiffness difference, board level drop/bend tests are widely accepted methods to evaluate damage in the parts when a handheld device is dropped by the consumer. In addition, the CTE mismatch between the die and PCB require thermal cycling (TC) tests to simulate temperature variations which the package may experience, like being left in a hot car. Through an aggressive product development program which includes experiment and simulation, Amkor has developed the next level of WLCSP (CSPTM), a product which exhibits superior board level reliability when subjected to drop impact, a strong requirement for portable electronics. Common industrial passing criteria are at least 40 drops before first failure (FF) and at least 500 cycles for thermal cycling FF. With optimal CSP and PCB designs, recent experimental results show that a typical Amkor CSP with a die size of 5.4mm x 5.4mm has a minimum failurefree life of over 1000 drops and survives 500 cycles in TC testing. These results imply that much larger die are possible for future CSP products, opening the door for wider applications of WLCSP devices, e.g. in next-generation portable electronics with greater function integration. This paper will focus on the reliability characterization of CSP drop test performance, with board design recommendations to eliminate board trace failures which could reduce the component’s actual drop test life by 5 to 9 times. The paper demonstrates that CSP can exhibit two distinct failure modes under two different test board designs, resulting in a vast difference in drop test lifetimes. Integrated testing, modeling and failure analysis is performed to understand the failure mechanism of both cases.

[1]  R. Darveaux Effect of simulation methodology on solder joint crack growth correlation , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[2]  Yi-Shao Lai,et al.  Effects of different drop test conditions on board-level reliability of chip-scale packages , 2008, Microelectron. Reliab..

[3]  Zhaowei Zhong,et al.  Impact life prediction modeling of TFBGA packages under board level drop test , 2004, Microelectron. Reliab..

[4]  Jorma Kivilahti,et al.  Drop test reliability of wafer level chip scale packages , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..

[5]  Hun Shen Ng,et al.  Drop impact life prediction model for lead-free BGA packages and modules , 2005, EuroSimE 2005. Proceedings of the 6th International Conference on Thermal, Mechanial and Multi-Physics Simulation and Experiments in Micro-Electronics and Micro-Systems, 2005..

[6]  Hun Shen Ng,et al.  Development and application of innovational drop impact modeling techniques , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..

[7]  Z. Zhong,et al.  Board level solder joint reliability modeling and testing of TFBGA packages for telecommunication applications , 2003, Microelectron. Reliab..

[8]  T. Reinikainen,et al.  Absolute and relative fatigue life prediction methodology for virtual qualification and design enhancement of lead-free BGA , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..

[9]  Zhaowei Zhong,et al.  Advanced Numerical and Experimental Techniques for Analysis of Dynamic Responses and Solder Joint Reliability During Drop Impact , 2006, IEEE Transactions on Components and Packaging Technologies.

[10]  Chwee Teck Lim,et al.  Drop impact survey of portable electronic products , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..

[11]  Zhaowei Zhong,et al.  Design for enhanced solder joint reliability of integrated passives device under board level drop test and thermal cycling test , 2003, Proceedings of the 5th Electronics Packaging Technology Conference (EPTC 2003).

[12]  P. Garrou,et al.  Wafer level chip scale packaging (WL-CSP): an overview , 2000, ECTC 2000.

[13]  Jing-en Luan,et al.  Effect of impact pulse parameters on consistency of board level drop test and dynamic responses , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..

[14]  Jing-en Luan,et al.  Drop impact life prediction model for wafer level chip scale packages , 2005, 2005 7th Electronic Packaging Technology Conference.

[15]  Yi-Shao Lai,et al.  Structural design optimization for board-level drop reliability of wafer-level chip-scale packages , 2008, Microelectron. Reliab..

[16]  Xiaowu Zhang,et al.  Board level solder joint reliability analysis of a fine pitch Cu post type wafer level package (WLP) , 2008, Microelectron. Reliab..

[17]  Zhaowei Zhong,et al.  Comprehensive board-level solder joint reliability modeling and testing of QFN and PowerQFN packages , 2003, Microelectron. Reliab..

[18]  Tiao Zhou,et al.  Modeling techniques for board level drop test for a wafer-level package , 2008, 2008 International Conference on Electronic Packaging Technology & High Density Packaging.

[19]  Hun Shen Ng,et al.  Design for standard impact pulses of drop tester using dynamic simulation , 2004, Proceedings of 6th Electronics Packaging Technology Conference (EPTC 2004) (IEEE Cat. No.04EX971).

[20]  Xuejun Fan,et al.  Reliability challenges and design considerations for Wafer-Level packages , 2008, 2008 International Conference on Electronic Packaging Technology & High Density Packaging.

[21]  Z. Zhong,et al.  Board level drop test and simulation of TFBGA packages for telecommunication applications , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..