SUPPRESSION OF CROSSTALK USING SERPENTINE GUARD TRACE VIAS

The reliability of circuits on printed circuit boards (PCBs) in many modern electronic products is afiected by severe noise caused by high-speed and low-voltage operation as well as layout constraints compounded by limited space and high circuit density. Crosstalk is a major noise source that interferes with the signal integrity (SI) in poor PCB layout designs. One common method of reducing crosstalk is the three-width (3-W) rule. The serpentine guard trace (SGT) approach has also been used to reduce crosstalk using two terminal matching resistors on the SGT between the aggressor and victim. Although the SGT approach suppresses far-end crosstalk (FEXT) at the expense of more layout space, it also neglects interference caused by near-end crosstalk (NEXT). In this study, we propose the SGT via (SGTV) approach in which grounded vias are added to the SGT at appropriate locations, and the ratio between the lengths of the horizontal and vertical sections of the guard trace is adjusted to minimize NEXT and FEXT. Frequency domain simulated (measured) results showed that the SGTV approach reduced NEXT by 3.7 (7.65) and 0.83 (1.6)dB as well as FEXT by 5.11 (7.22) and 0.1 (1.98)dB compared to the 3-W and SGT approaches, respectively. In the time domain, simulated (measured) results showed that SGTV reduced NEXT by 34.67% (49.8%) and 27.5% (26.65%) as well as FEXT by 46.78% (56.52%) and 6.91% (24.8%) compared to the 3-W and SGT approaches, respectively.

[1]  B. Eged,et al.  Measurement by vector-network analyzer and simulation of crosstalk reduction on printed circuit boards with additional center traces , 1993, 1993 IEEE Instrumentation and Measurement Technology Conference.

[2]  R. Abhari,et al.  Using via fences for crosstalk reduction in PCB circuits , 2006, 2006 IEEE International Symposium on Electromagnetic Compatibility, 2006. EMC 2006..

[3]  Amir Ghasemi,et al.  CROSSTALK REDUCTION USING STEP SHAPED TRANSMISSION LINE , 2010 .

[4]  Ding-Bing Lin,et al.  Design of Suppressing Crosstalk by Vias of Serpentine Guard Trace , 2010 .

[5]  Wei-Da Guo,et al.  Enhanced Microstrip Guard Trace for Ringing Noise Suppression Using a Dielectric Superstrate , 2010, IEEE Transactions on Advanced Packaging.

[6]  W.P. Siebert,et al.  On The Problem of Using Guard Traces for High Frequency Differential Lines Crosstalk Reduction , 2007, IEEE Transactions on Components and Packaging Technologies.

[7]  Denis B. Jarvis.  The Effects of Interconnections on High-Speed Logic Circuits , 1963, IEEE Trans. Electron. Comput..

[8]  Hui Chen,et al.  A Synthetic Design of Eliminating Crosstalk Within MTLS , 2007 .

[9]  Analysis of Crosstalk between Single-ended and Differential Lines , 2007 .

[10]  Brian Young.  Digital Signal Integrity: Modeling and Simulation with Interconnects and Packages , 2000 .

[11]  Mark I. Montrose,et al.  EMC and the printed circuit board : design, theory, and layout made simple , 1999 .

[12]  Tzyh-Ghuang Ma,et al.  Compact multiband planar monopole antennas for smart phone applications , 2008 .

[13]  Jeong-Cheol Lee,et al.  Empirical equations on electrical parameters of coupled microstrip lines for crosstalk estimation in printed circuit board , 2001 .

[14]  Jae-Yoon Sim,et al.  Serpentine Microstrip Lines With Zero Far-End Crosstalk for Parallel High-Speed DRAM Interfaces , 2010, IEEE Transactions on Advanced Packaging.

[15]  M.S. Sharawi.  Practical issues in high speed PCB design , 2004, IEEE Potentials.

[16]  Eric Bogatin.  Signal Integrity - Simplified , 2003 .

[17]  Mani Soma,et al.  Crosstalk analysis of interconnection lines and packages in high-speed integrated circuits , 1990 .

[18]  Stephen H. Hall,et al.  Advanced Signal Integrity for High-Speed Digital Designs , 2009 .

[20]  Joungho Kim,et al.  Effects on signal integrity and radiated emission by split reference plane on high-speed multilayer printed circuit boards , 2005, IEEE Transactions on Advanced Packaging.

[21]  G. I. Costache,et al.  SPICE simulation used to characterize the cross-talk reduction effect of additional tracks grounded with vias on printed circuit boards , 1992 .

[22]  Jin Au Kong,et al.  Progress in Electromagnetics Research , 1989 .

[23]  A. Perez,et al.  Multimodal Analysis of Guard Traces , 2007, 2007 IEEE International Symposium on Electromagnetic Compatibility.

[24]  Stephen H. Hall,et al.  High-Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices , 2000 .

[25]  B. Eged,et al.  Measurement and simulation of crosstalk reduction by discrete discontinuities along coupled PCB traces , 1994 .

[26]  M. V. Schneider,et al.  Microstrip lines for microwave integrated circuits , 1969 .

[27]  A. Feller,et al.  Crosstalk and Reflections in High Speed Digital Systems , 1899 .

[28]  Tzong-Lin Wu,et al.  Electromagnetic bandgap power/ground planes for wideband suppression of ground bounce noise and radiated emission in high-speed circuits , 2005 .

[30]  Hong-June Park,et al.  FEXT-eliminated stub-alternated microstrip line for multi-gigabit/second parallel links , 2008 .

[31]  J. Chilo,et al.  Coupling effects in the time domain for an interconnecting bus in high-speed GaAs logic circuits , 1984, IEEE Transactions on Electron Devices.

[32]  D. Lin,et al.  THE OPTIMAL NUMBER AND LOCATION OF GROUNDED VIAS TO REDUCE CROSSTALK , 2009 .

[33]  Jae-Yoon Sim,et al.  A Serpentine Guard Trace to Reduce the Far-End Crosstalk Voltage and the Crosstalk Induced Timing Jitter of Parallel Microstrip Lines , 2008, IEEE Transactions on Advanced Packaging.