Cache design of a sub-micron CMOS system/370

An innovative cache accessing scheme based on high MRU (most recently used) hit ratio [1] is proposed for the design of a one-cycle cache in a CMOS implementation of System/370. It is shown that with this scheme the cache access time is reduced by 30 ~ 35% and the performance is within 4% of a true one-cycle cache. This cache scheme is proposed to be used in a VLSI System/370, which is organized to achieve high performance by taking advantage of the performance and integration level of an advanced CMOS technology with half-micron channel length [2]. Decisions on the system partition are based on technology limitations, performance considerations and future extendability. Design decisions on various aspects of the cache organization are based on trace simulations for both UP (uniprocessor) and MP (multiprocessor) configurations.

[1]  Norman P. Jouppi,et al.  Hardware/software tradeoffs for increased performance , 1982, ASPLOS I.

[2]  Randy H. Katz,et al.  Implementing a cache consistency protocol , 1985, ISCA '85.

[3]  Ian Evans,et al.  MICROVAX 32 - A VAX-Compatible Microprocessor , 1984, COMPCON.

[4]  David A. Patterson,et al.  Reduced instruction set computers , 1985, CACM.

[5]  Kimming So,et al.  Cache Operations by MRU Change , 1988, IEEE Trans. Computers.

[6]  S. J. Frank,et al.  Tightly coupled multiprocessor system speeds memory-access times , 1984 .

[7]  George Radin,et al.  The 801 minicomputer , 1982, ASPLOS I.

[8]  R. H. Dennard,et al.  0.5 Micron Gate CMOS Technology Using E-Beam/Optical Mix Lithography , 1986, 1986 Symposium on VLSI Technology. Digest of Technical Papers.