Defect Oriented Testing for analog/mixed-signal devices

We present an application of Defect Oriented Testing (DOT) to an industrial mixed signal device to reduce test time and maintain quality. The device is an automotive IC product with stringent quality requirements and a mature test program that is already in volume production. A complete flow is presented including defect extraction, defect simulation, and test selection. A major challenge of DOT for mixed signal devices is the simulation time. We address this challenge with a new fault simulation algorithm that provides significant speedup of over 100x in the DOT process. Moreover, a number of methods are presented to improve the accuracy of this algorithm. Based on the fault simulations, we determine a minimal set of tests which detects all defects. The proposed minimal test set is compared with the actual test results of more than a million ICs. We prove that the analyzed production tests of the device can be reduced by at least 50%.

[1]  Yang Zhong,et al.  Implementation of Defect Oriented Testing and ICCQ testing for industrial mixed-signal IC , 2007, 16th Asian Test Symposium (ATS 2007).

[2]  Camelia Hora,et al.  Test time reduction in analogue/mixed-signal devices by defect oriented testing: An industrial example , 2011, 2011 Design, Automation & Test in Europe.

[3]  Anil Pahwa,et al.  Band faults: Efficient approximations to fault bands for the simulation before fault diagnosis of linear circuits , 1982 .

[4]  C.-J. Richard Shi,et al.  Nonlinear analog DC fault simulation by one-step relaxation , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[5]  João Paulo Teixeira,et al.  Automatic fault extraction and simulation of layout realistic faults for integrated analogue circuits , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[6]  G. Gronthoud,et al.  Reducing analogue fault-simulation time by using ifigh-level modelling in dotss for an industrial design , 2001, IEEE European Test Workshop, 2001..

[7]  R. K. Shyamasundar,et al.  Introduction to algorithms , 1996 .

[8]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[9]  Abhijit Chatterjee,et al.  DRAFTS: Discretized Analog Circuit Fault Simulator , 1993, 30th ACM/IEEE Design Automation Conference.

[10]  Joonsung Parky,et al.  Defect-based analog fault coverage analysis using mixed-mode fault simulation , 2009, 2009 IEEE 15th International Mixed-Signals, Sensors, and Systems Test Workshop.

[11]  Mark Zwolinski,et al.  Fast, robust DC and transient fault simulation for nonlinear analogue circuits , 1999, DATE '99.

[12]  C.-J. Richard Shi,et al.  Rapid frequency-domain analog fault simulation under parameter tolerances , 1997, DAC.

[13]  Frank Poehl,et al.  Production test challenges for highly integrated mobile phone SOCs — A case study , 2010, 2010 15th IEEE European Test Symposium.

[14]  Salvador Mir,et al.  CAT platform for analogue and mixed-signal test evaluation and optimization , 2006, VLSI-SoC.

[15]  Ljiljana Trajkovic,et al.  Artificial parameter homotopy methods for the DC operating point problem , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Thomas Olbrich,et al.  Defect-oriented vs schematic-level based fault simulation for mixed-signal ICs , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[17]  Abhijit Chatterjee,et al.  Concurrent transient fault simulation for analog circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Sule Ozev,et al.  Defect-Oriented Testing of RF Circuits , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  James McNames,et al.  Neighbor selection for variance reduction in I/sub DDQ/ and other parametric data , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[20]  Abhijit Chatterjee,et al.  FLYER: fast fault simulation of linear analog circuits using polynomial waveform and perturbed state representation , 1997, Proceedings Tenth International Conference on VLSI Design.

[21]  Nur Engin,et al.  Practical implementation of defect-oriented testing for a mixed-signal class-D amplifier , 1999, European Test Workshop 1999 (Cat. No.PR00390).

[22]  Yizi Xing,et al.  Cost Effective Outliers Screening with Moving Limits and Correlation Testing for Analogue ICs , 2006, 2006 IEEE International Test Conference.

[23]  Camelia Hora,et al.  Defect-oriented cell-aware ATPG and fault simulation for industrial cell libraries and designs , 2009, 2009 International Test Conference.