Input Selection Encoding for Low Power Multiplexer Tree
暂无分享,去创建一个
[1] Yosinori Watanabe,et al. Logic decomposition during technology mapping , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Robert K. Brayton,et al. Decomposition of logic functions for minimum transition activity , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.
[3] Sharad Malik,et al. Technology Mapping for Low Power , 1993, 30th ACM/IEEE Design Automation Conference.
[4] Chien-Liang Liu,et al. Low power multiplexer decomposition , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.
[5] C. L. Liu,et al. Low power logic synthesis under a general delay model , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).
[6] Chi-Ying Tsui,et al. Technology Decomposition and Mapping Targeting Low Power Dissipation , 1993, 30th ACM/IEEE Design Automation Conference.
[7] Sharad Malik,et al. Technology Mapping for Low Power , 1993, DAC 1993.
[8] Martin D. F. Wong,et al. Delay minimal decomposition of multiplexers in technology mapping , 1996, DAC '96.
[9] Ki-Hyun Kim,et al. Low-power multiplexer decomposition by suppressing propagation of signal transitions , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).