/spl Sigma//spl Delta/ ADC with finite impulse response feedback DAC
暂无分享,去创建一个
A continuous-time 1 b /spl Sigma//spl Delta/ ADC with a finite impulse response DAC in the feedback path is presented. The FIRDAC reduces the susceptibility to clock jitter by 18 dB while maintaining linearity. S/N ratio is 77 dB in a 1 MHz bandwidth, and IM2 and IM3 are 77 dB and 82 dB, respectively. The 0.18 /spl mu/m CMOS chip consumes 6.0 mW.
[1] Arthur van Roermund,et al. Oscillators and Oscillator Systems , 1999 .
[2] A. Hajimiri,et al. Jitter and phase noise in ring oscillators , 1999, IEEE J. Solid State Circuits.
[3] Van Der Zwan. A 0.2-mW CMOS ΣΔ modulator for speech coding with 80 dB dynamic range , 1996 .
[4] E.J. van der Zwan,et al. A 0.2 mW CMOS /spl Sigma//spl Delta/ modulator for speech coding with 80 dB dynamic range , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.