Verification of parametric system designs
暂无分享,去创建一个
[1] Wang Yi,et al. UPPAAL 4.0 , 2006, Third International Conference on the Quantitative Evaluation of Systems - (QEST'06).
[2] Marco Roveri,et al. An Analytic Evaluation of SystemC Encodings in Promela , 2011, SPIN.
[3] Marco Roveri,et al. Kratos - A Software Model Checker for SystemC , 2011, CAV.
[4] Helmut Veith,et al. Counterexample-guided abstraction refinement for symbolic model checking , 2003, JACM.
[5] Koushik Sen. DART: Directed Automated Random Testing , 2009, Haifa Verification Conference.
[6] George Candea,et al. S2E: a platform for in-vivo multi-path analysis of software systems , 2011, ASPLOS XVI.
[7] Daniel Kroening,et al. SATABS: SAT-Based Predicate Abstraction for ANSI-C , 2005, TACAS.
[8] Marco Roveri,et al. Software Model Checking with Explicit Scheduler and Symbolic Threads , 2012, Log. Methods Comput. Sci..
[9] Cesare Tinelli,et al. Satisfiability Modulo Theories , 2021, Handbook of Satisfiability.
[10] Patrice Godefroid,et al. Partial-Order Methods for the Verification of Concurrent Systems , 1996, Lecture Notes in Computer Science.
[11] Marco Roveri,et al. Verifying SystemC: A software model checking approach , 2010, Formal Methods in Computer Aided Design.
[12] Corina S. Pasareanu,et al. Symbolic execution with mixed concrete-symbolic solving , 2011, ISSTA '11.
[13] Daniel Kroening,et al. A Tool for Checking ANSI-C Programs , 2004, TACAS.
[14] Moshe Y. Vardi,et al. A Temporal Language for SystemC , 2008, 2008 Formal Methods in Computer-Aided Design.
[15] Dirk Beyer,et al. CPAchecker: A Tool for Configurable Software Verification , 2009, CAV.
[16] Daniel Kroening,et al. A Survey of Automated Techniques for Formal Software Verification , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[17] Sagar Chaki,et al. Time-bounded analysis of real-time systems , 2011, 2011 Formal Methods in Computer-Aided Design (FMCAD).
[18] Thomas A. Henzinger,et al. Lazy abstraction , 2002, POPL '02.
[19] Rajeev Alur,et al. Formal verification of hybrid systems , 2011, 2011 Proceedings of the Ninth ACM International Conference on Embedded Software (EMSOFT).
[20] Alessandro Cimatti,et al. Efficient Scenario Verification for Hybrid Automata , 2011, CAV.
[21] Dawson R. Engler,et al. EXE: automatically generating inputs of death , 2006, CCS '06.
[22] Luigi Palopoli,et al. Symbolic Computation of Schedulability Regions Using Parametric Timed Automata , 2008, 2008 Real-Time Systems Symposium.
[23] Corina S. Pasareanu,et al. Symbolic PathFinder: symbolic execution of Java bytecode , 2010, ASE.
[24] Marco Roveri,et al. Boosting Lazy Abstraction for SystemC with Partial Order Reduction , 2011, TACAS.