Modeling, Quantitative Analysis, and Design of Switched-Current Pipeline A/D Converters

Switched-current (SI) analog-to-digital converters (ADCs) are desirable for biomedical applications. Until now, SI ADCs are lacking effective and systematic computer-aided analysis and design (CAD) tools, particularly for noise. In this paper, models for different SI multiplying-digital-to-analog-converter (MDAC) designs are analytically derived, with the inclusion of distortion and noise. The models can be further programmed into an equation-based SI analog CAD tool. In this paper, the equation-based models (EBMs) are used to quantitatively analyze SI MDACs. Simulation results show that noise significantly limit the performance of SI MDACs. Optimal performance boundaries are derived for single-ended and fully differential SI MDACs. The boundaries from EBMs are consistent with the published SI circuit measurements. A methodology is formulated to design efficient SI MDACs. The EBM and the design methodology are further verified by designs of two sample SI MDACs in an AMS 0.35-mum CMOS process with SPICE simulation. Results from the EBM match those from real circuit models well, except for the noise of SI MDACs with feedback, in which case, the design margin should be added to the target performance. For low-/medium-resolution (<12 bit) applications, a pipeline ADC with a simple SI MDAC is the most efficient. Nonetheless, single-ended SI ADCs are susceptible to source noise. For high-resolution applications, only fully differential SI pipeline ADCs can be selected.

[1]  D. G. Nairn A high-linearity sampling technique for switched-current circuits , 1996 .

[2]  Ian O'Connor,et al.  Automated synthesis of current-memory cells , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Eugenio Culurciello,et al.  An Integrated Patch-Clamp Amplifier in Silicon-on-Sapphire CMOS , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Michel Declercq,et al.  An 8-b, 40 msamples/s switched-current-mode track-and-hold circuit on a BiCMOS sea-of-gates array , 1996 .

[5]  Y. Sugimoto A 1.5-V current-mode CMOS sample-and-hold IC with 57-dB S/N at 20 MS/s and 54-dB S/N at 30 MS/s , 2001 .

[6]  Ken Martin,et al.  A switched-current sample-and-hold circuit , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[7]  J. W. Gates,et al.  Switched-current analysis program , 1996 .

[8]  George S. Moschytz,et al.  Clockfeedthrough compensation technique for switched-current circuits , 1995 .

[9]  John B. Hughes,et al.  A low voltage 8-bit, 40 MS/s switched-current pipeline analog-to-digital converter , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[10]  Mahesh B. Patil,et al.  Measurement and analysis of charge injection in MOS analog switches , 1987 .

[11]  Joseph B. Hughes Top-down Design of a Switched-Current Video Filter , 2000 .

[12]  W. Guggenbuhl,et al.  Switched-current memory circuits for high-precision applications , 1994 .

[13]  Pamela Abshire,et al.  A 144$\,\times\,$144 Current-Mode Image Sensor With Self-Adapting Mismatch Reduction , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Rob A. Rutenbar,et al.  Synthesis of high-performance analog circuits in ASTRX/OBLX , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  A. El Gamal,et al.  CMOS image sensors , 2005, IEEE Circuits and Devices Magazine.

[16]  J. Mahattanakul,et al.  Current-mode versus voltage-mode G/sub m/-C biquad filters: what the theory says , 1998 .

[17]  A. Guiseppi-Elie,et al.  Design of a subcutaneous implantable biochip for monitoring of glucose and lactate , 2005, IEEE Sensors Journal.

[18]  Chih-Cheng Chen,et al.  A CMOS transistor-only 8-b 4.5-Ms/s pipelined analog-to-digital converter using fully-differential current-mode circuit techniques , 1995 .

[19]  Shuenn-Yuh Lee,et al.  A Low-Voltage and Low-Power Adaptive Switched-Current Sigma–Delta ADC for Bio-Acquisition Microsystems , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  D. G. Nairn,et al.  Current-mode algorithmic analog-to-digital converters , 1990 .

[21]  Chung-Yu Wu,et al.  Precise CMOS current sample/hold circuits using differential clock feedthrough attenuation techniques , 1995 .

[22]  Antonio J. López-Martín,et al.  A $\pm$ 0.75-V Compact CMOS Class-AB Current-Mode Exponential Variable Gain Amplifier , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[23]  Rob A. Rutenbar,et al.  OASYS: a framework for analog circuit synthesis , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  Paul Jespers,et al.  A 10-bit pipelined switched-current A/D converter , 1994 .

[25]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[26]  J Richardson,et al.  A Full Nyquist 15MS/s 8-bit Differential Switched-Current A/D Converter , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[27]  Rob A. Rutenbar,et al.  Computer-aided design of analog and mixed-signal integrated circuits , 2000, Proceedings of the IEEE.

[28]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[29]  D. G. Nairn,et al.  A comparative analysis of switched-current circuits , 1996 .

[30]  R. Hintsche,et al.  Automated detection and quantitation of bacterial RNA by using electrical microarrays. , 2006, Analytical chemistry.

[31]  C. Ahn,et al.  On-Chip Electrochemical Analysis System Using Nanoelectrodes and Bioelectronic CMOS Chip , 2006, IEEE Sensors Journal.

[32]  Jan Van der Spiegel,et al.  A 50 MS/s 12-bit CMOS pipeline A/D converter with nonlinear background calibration , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[33]  John B. Hughes,et al.  S2I: A Two-step Approach to Switched-Currents , 1993, ISCAS.

[34]  V. F. Dias,et al.  Very low-distortion fully differential switched-current memory cell , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[35]  John B. Hughes,et al.  S/sup 2/I: a two-step approach to switched-currents , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[36]  C. Mangelsdorf,et al.  A wideband 10-bit, 20 Msps pipelined ADC using current-mode signals , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[37]  Z. Muhammad-Tahir,et al.  Rapid detection of bovine viral diarrhea virus as surrogate of bioterrorism agents , 2005, IEEE Sensors Journal.

[38]  Jan Van der Spiegel,et al.  GBOPCAD: a synthesis tool for high-performance gain-boosted opamp design , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[39]  John B. Hughes,et al.  Automated design of switched-current filters , 1996, IEEE J. Solid State Circuits.