Low-voltage single power supply four-quadrant multiplier using floating-gate MOSFETs

A low-voltage four-quadrant multiplier using floating-gate MOSFETs is presented. This circuit has been implemented in a 0.8 /spl mu/m double-poly double-metal CMOS process. Experimental results show that for a single power supply of 2.5 V, the total harmonic distortion is less than 1.4% with input range up to 1V/sub p.p/. The modulation application of this multiplier call be operated over 20 MHz. Moreover, it can operate satisfactorily regardless of the transistor body connection. This circuit is expected to be useful in low-voltage analogue signal-processing applications.

[1]  Shen-Iuan Liu.  Low voltage CMOS four-quadrant multiplier , 1994 .

[2]  Trudi-Heleen Joubert,et al.  Four quadrant analogue CMOS multiplier using capacitively coupled dual-gate transistors , 1996 .

[3]  Shen-IuanLiu,et al.  Low-voltage CMOS four-quadrant multiplier , 1997 .

[4]  Shen-Iuan Liu,et al.  CMOS four-quadrant multiplier using triode transistors based on regulated cascode structure , 1995 .

[5]  Chee Yee Kwok,et al.  A novel multi-input floating-gate MOS four-quadrant analog multiplier , 1996, IEEE J. Solid State Circuits.

[6]  Andreas G. Andreou,et al.  A multiple input differential amplifier based on charge sharing on a floating-gate MOSFET , 1994 .

[7]  P. E. Allen,et al.  Low-voltage, four-quadrant, analogue CMOS multiplier , 1994 .

[8]  Chenming Calvin Hu,et al.  Performance and reliability design issues for deep-submicrometer MOSFETs , 1991 .

[9]  M. Lanzoni,et al.  A novel approach to controlled programming of tunnel-based floating-gate MOSFETs , 1994 .

[10]  Andreas G. Andreou,et al.  Multiple input floating-gate MOS differential amplifiers and applications for analog computation , 1993, Proceedings of 36th Midwest Symposium on Circuits and Systems.

[11]  H. Melchior,et al.  Analogue four-quadrant CMOS multiplier with resistors , 1985 .

[12]  Bing J. Sheu,et al.  Analog floating-gate synapses for general-purpose VLSI neural computation , 1991 .

[13]  M.A. Brooke,et al.  A floating-gate MOSFET with tunneling injector fabricated using a standard double-polysilicon CMOS process , 1991, IEEE Electron Device Letters.

[14]  Shen-Iuan Liu,et al.  Low-voltage CMOS four-quadrant multiplier based on square-difference identity , 1996 .

[15]  Terri S. Fiez,et al.  Analog VLSI : signal and information processing , 1994 .