A study of hot-carrier-induced mismatch drift: a reliability issue for VLSI circuits

The mismatch drift of dynamic circuits, which must be corrected by precharging before activation, is a fundamental process and device reliability issue for very large scale integration (VLSI) circuits. In this paper, we report the consequences of hot-carrier effects on gate capacitance variation and its impact on the mismatch drift of MOS dynamic circuits. It is shown here that the impact of hot-carrier-induced gate capacitance variation on VLSI circuits is more critical than DC parameter (saturation current, threshold voltage, etc.) degradation. An electron beam probing was performed on a 64 Mb DRAM chip to detect the influence of gate capacitance variation in dynamic circuit blocks before and after hot-carrier stress.

[1]  D. Chan,et al.  A direct method for the extraction of diffusion length and surface recombination velocity from an EBIC line scan: planar junction configuration , 1995 .

[2]  C.H. Ling,et al.  Observation of MOSFET degradation due to electrical stressing through gate-to-source and gate-to-drain capacitance measurement , 1991, IEEE Electron Device Letters.

[3]  Sung-Mo Kang,et al.  Modeling of nMOS transistors for simulation of hot-carrier-induced device and circuit degradation , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  C. Duvvury,et al.  Impact of Hot Carriers on Dram Circuits , 1987, 25th International Reliability Physics Symposium.

[5]  Ganesh S. Samudra,et al.  Measurement and simulation of hot carrier degradation in PMOSFET by gate capacitance , 1995 .

[6]  Guido Groeseneken,et al.  Hot-carrier degradation behavior of N- and P-channel MOSFET's under dynamic operation conditions , 1994 .

[7]  F. Hsu,et al.  Relationship between MOSFET degradation and hot-electron-induced interface-state generation , 1984, IEEE Electron Device Letters.

[8]  J. Chung,et al.  Two-stage hot-carrier degradation and its impact on submicrometer LDD NMOSFET lifetime prediction , 1993 .

[9]  D. Ang,et al.  A study of hot carrier degradation in NMOSEET's by gate capacitance and charge pumping current , 1995 .

[10]  J. E. Chung,et al.  Hot-electron-induced input offset voltage degradation in CMOS differential amplifiers , 1992, 30th Annual Proceedings Reliability Physics 1992.

[11]  Hideto Hidaka,et al.  Twisted bit-line architectures for multi-megabit DRAMs , 1989 .

[12]  Changhong Dai,et al.  The effect of intrinsic capacitance degradation on circuit performance , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.

[13]  Yew Tong Yeow.  Measurement and numerical modeling of short-channel MOSFET gate capacitances , 1987 .

[14]  Y. Konishi,et al.  Analysis of coupling noise between adjacent bit lines in megabit DRAMs , 1989 .

[15]  M. Koyanagi,et al.  Investigation and reduction of hot electron induced punchthrough (HEIP) effect in submicron PMOSFETs , 1986, 1986 International Electron Devices Meeting.

[16]  Yung-Kwon Sung,et al.  Analysis of circuit degradation due to hot-carrier effects in 64Mb DRAMs , 1996 .