Novel dual-Vth independent-gate FinFET circuits

This paper describes gate work function and oxide thickness tuning to realize novel circuits using dual-Vth independent-gate FinFETs. Dual-Vth FinFETs with independent gates enable series and parallel merge transformations in logic gates, realizing compact low power alternatives. Furthermore, they also enable the design of a new class of compact logic gates with higher expressive power and flexibility than conventional forms, e.g., implementing 12 unique Boolean functions using only four transistors. The gates are designed and calibrated using the University of Florida double-gate model into a technology library. Synthesis results for 14 benchmark circuits from the ISCAS and OpenSPARC suites indicate that on average, the enhanced library reduces delay, power, and area by 9%, 21%, and 27%, respectively, over a conventional library designed using FinFETs in 32nm technology.

[1]  Anish Muttreja,et al.  CMOS logic design with independent-gate FinFETs , 2007, 2007 25th International Conference on Computer Design.

[2]  V. Trivedi,et al.  Nanoscale FinFETs with gate-source/drain underlap , 2005, IEEE Transactions on Electron Devices.

[3]  C. Tretz,et al.  High-Density Reduced-Stack Logic Circuit Techniques Using Independent-Gate Controlled Double-Gate Devices , 2006, IEEE Transactions on Electron Devices.

[4]  Yu Cao,et al.  Predictive Technology Model for Nano-CMOS Design Exploration , 2006, Nano-Net.

[5]  I. Sutherland,et al.  Logical Effort: Designing Fast CMOS Circuits , 1999 .

[6]  K. Roy,et al.  Analysis of Options in Double-Gate MOS Technology: A Circuit Perspective , 2007, IEEE Transactions on Electron Devices.

[7]  A. Vandooren,et al.  CMOS Vertical Multiple Independent Gate Field Effect Transistor (MIGFET) , 2004, 2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573).

[8]  M. Masahara,et al.  Demonstration of Asymmetric Gate-Oxide Thickness Four-Terminal FinFETs Having Flexible Threshold Voltage and Good Subthreshold Slope , 2007, IEEE Electron Device Letters.

[9]  Yannis Tsividis,et al.  Operation and Modeling of the Mos Transistor (The Oxford Series in Electrical and Computer Engineering) , 2004 .

[10]  G. Ghibaudo,et al.  Threshold Voltage Model for Short-Channel Undoped Symmetrical Double-Gate MOSFETs , 2008, IEEE Transactions on Electron Devices.

[11]  C. Hu,et al.  Sub-50 nm P-channel FinFET , 2001 .

[12]  A. Mercha,et al.  Double-Gate finFETs as a CMOS Technology Downscaling Option: An RF Perspective , 2007, IEEE Transactions on Electron Devices.

[13]  Jean-Pierre Colinge,et al.  FinFETs and Other Multi-Gate Transistors , 2007 .

[14]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .

[15]  Kaushik Roy,et al.  Modeling and Circuit Synthesis for Independently Controlled Double Gate FinFET Devices , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  L. Mathew,et al.  Physical insights regarding design and performance of independent-gate FinFETs , 2005, IEEE Transactions on Electron Devices.

[17]  J.G. Fossum,et al.  Multiple independent gate field effect transistor (MIGFET) - multi-fin RF mixer architecture, three independent gates (MIGFET-T) operation and temperature characteristics , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[18]  Yu Cao,et al.  Predictive Technology Model for Nano-CMOS Design Exploration , 2006, 2006 1st International Conference on Nano-Networks and Workshops.

[19]  Volkan Kursun,et al.  FinFET domino logic with independent gate keepers , 2009, Microelectron. J..