On the Management of Dynamic Partial Reconfiguration to Speed-up Intrinsic Evolvable Hardware Systems

Turning away from traditional design techniques, which follow the various phases of design and testing, Evolvable Hardware circuits are created through evolutionary strategies aimed at improving the circuits behavior with respect to a given specification. These evolutionary strategies are stochastic search methods that mimic the process of natural biological evolution and are implemented as Evolutionary Algorithms (EAs). This approach permits the exploration of a large design search space, which can ideally enable Evolvable Hardware to find solutions that are more efficient than those found using traditional design methods. This paper describes how an FPGA-based Evolvable Hardware system, using partial dynamic reconfiguration, has been improved introducing a new ICAP controller: the Speed Efficient Dynamic Partial Reconfiguration Controller (SEDPRC). Experimental results have shown that the novel controller brings benefits both to the overall running time (the reconfiguration time has been reduced by 37.2%) and to the resources required to implement the controller itself.

[1]  Axel Jantsch,et al.  Run-time Partial Reconfiguration speed investigation and architectural design space exploration , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[2]  D. B. Vernekar,et al.  Reconfigurable FPGA using genetic algorithm , 2010, ICWET.

[3]  Andres Upegui,et al.  Evolving Hardware by Dynamically Reconfiguring Xilinx FPGAs , 2005, ICES.

[4]  Marco D. Santambrogio,et al.  A Generation Flow for Self-Reconfiguration Controllers Customization , 2008, 4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008).

[5]  François Duhem,et al.  FaRM: Fast Reconfiguration Manager for Reducing Reconfiguration Time Overhead on FPGA , 2011, ARC.

[6]  Walter Stechele,et al.  Towards Rapid Dynamic Partial Reconfiguration in Video-Based Driver Assistance Systems , 2010, ARC.

[7]  Bin Zhang,et al.  A multi-platform controller allowing for maximum Dynamic Partial Reconfiguration throughput , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[8]  Donatella Sciuto,et al.  A Highly Parallel FPGA-based Evolvable Hardware Architecture , 2009, PARCO.

[9]  Jim Tørresen,et al.  High Speed Partial Run-Time Reconfiguration Using Enhanced ICAP Hard Macro , 2011, 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum.

[10]  Jean-Didier Legat,et al.  An Evaluation of Dynamic Partial Reconfiguration for Signal and Image Processing in Professional Electronics Applications , 2008, EURASIP J. Embed. Syst..

[11]  Marco D. Santambrogio,et al.  A direct bitstream manipulation approach for Virtex4-based evolvable systems , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[12]  Hitoshi Iba,et al.  Evolving hardware with genetic learning: a first step towards building a Darwin machine , 1993 .

[13]  Tobias Becker,et al.  Modular dynamic reconfiguration in Virtex FPGAs , 2006 .

[14]  Andres Upegui,et al.  Evolving Hardware with Self-reconfigurable connectivity in Xilinx FPGAs , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).

[15]  Walter Stechele,et al.  A new framework to accelerate Virtex-II Pro dynamic partial self-reconfiguration , 2007, 2007 IEEE International Parallel and Distributed Processing Symposium.

[16]  Kyrre Glette,et al.  Intermediate Level FPGA Reconfiguration for an Online EHW Pattern Recognition System , 2009, 2009 NASA/ESA Conference on Adaptive Hardware and Systems.

[17]  Jürgen Becker,et al.  An Interface for a Decentralized 2D Reconfiguration on Xilinx Virtex-FPGAs for Organic Computing , 2009, Int. J. Reconfigurable Comput..

[18]  Eduardo de la Torre,et al.  Virtex II FPGA Bitstream Manipulation: Application to Reconfiguration Control Systems , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[19]  Hugo de Garis,et al.  EVOLVABLE HARDWARE Genetic Programming of a Darwin Machine , 1993 .

[20]  Lukás Sekanina,et al.  Evolutionary functional recovery in virtual reconfigurable circuits , 2007, JETC.