Test bench automation to overcome verification challenge of SOC Interconnect
暂无分享,去创建一个
[1] Zhenmin Li,et al. Reusable platform design methodology for SoC integration and verification , 2008, 2008 International SoC Design Conference.
[2] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[3] Christophe Bobda,et al. Automatic UVM Environment Generation for Assertion-Based and Functional Verification of SystemC Designs , 2014, 2014 15th International Microprocessor Test and Verification Workshop.
[4] C.I. Castro,et al. Automatic generation of random stimuli sources based on Parameter Domains for functional verification , 2008, 2008 IEEE Dallas Circuits and Systems Workshop: System-on-Chip - Design, Applications, Integration, and Software.
[5] Byeong Min,et al. Beyond UVM for practical SoC verification , 2011, 2011 International SoC Design Conference.
[6] Namdo Kim,et al. How to automate millions lines of top-level UVM testbench and handle huge register classes , 2012, 2012 International SoC Design Conference (ISOCC).
[7] Saurabh Dighe,et al. An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[8] W. Dally,et al. Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).