On the relationship between topography and transistor matching in an analog CMOS technology
暂无分享,去创建一个
[1] B. J. Lin,et al. Hybrid e‐beam/deep UV exposure using portable conformable masking (PCM) technique , 1979 .
[2] O. Schade. BiMOS micropower ICs , 1978, 1978 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[3] J. McCreary. Matching properties, and voltage and temperature dependence of MOS capacitors , 1981 .
[4] L. K. White,et al. Topography‐induced thickness variation anomalies for spin‐coated thin films , 1985 .
[5] G. De Mey. Stochastic geometry effects in MOS transistor , 1985 .
[6] Rainer Laur,et al. MEDUSA--A Simulator for Modular Circuits , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[7] M. Hatzakis,et al. New hybrid (e‐beam/x‐ray) exposure technique for high aspect ratio microstructure fabrication , 1979 .
[8] Gabor C. Temes,et al. Random error effects in matched MOS capacitors and current sources , 1984 .
[9] B. Penumalli,et al. A comprehensive two-dimensional VLSI process simulation program, BICEPS , 1983, IEEE Transactions on Electron Devices.
[10] J. T. Clemens,et al. Twin tub III - A third generation CMOS technology , 1984, 1984 International Electron Devices Meeting.
[11] G. Temes,et al. Random errors in MOS capacitors , 1982 .
[12] J. Paulos,et al. Low-voltage coefficient capacitors for VLSI processes , 1989 .
[13] M.J.M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .
[14] L. K. White. The Characterization And Simulation Of Spin-Coated Resist Contours , 1985, Advanced Lithography.
[15] K. R. Lakshmikumar,et al. Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .
[16] D. Maydan,et al. High resolution, steep profile, resist patterns , 1979, The Bell System Technical Journal.
[17] Hiroyuki Yamauchi,et al. A circuit design to suppress asymmetrical characteristics in high-density DRAM sense amplifiers , 1990 .