Everything about the Clock

This chapter focuses on the many issues around the clock: clock generation, clock distribution (logical and physical), clock usage (from system and electrical perspectives), clock quality, and clock network power consumption. There are three circuit components needed in a clock distribution plan: frequency divider, clock selector, and clock gating element. In a baseband signal processing system, the clock is used for information slicing (analog-to- digital process) and deslicing (digital-to-analog process). The clock is used in an electronic system to control the sequential cells. Its purpose is to ensure that, in the electronic system, information (or data) is processed and transferred in a stage-by-stage fashion. Jitter can be classified by the nature of the fluctuation: random or deterministic. In digital system design, the most often used jitter terms are period jitter and cycle-to-cycle period jitter.

[1]  Yvon Savaria,et al.  A direct digital period synthesis circuit , 2002, IEEE J. Solid State Circuits.

[2]  Paul P Sotiriadis Exact spectrum and time-domain output of flying-adder frequency synthesizers , 2010, IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control.

[3]  Ali Afzali-Kusha,et al.  Dynamic Voltage and Frequency Scheduling for Embedded Processors Considering Power/Performance Tradeoffs , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Liming Xiu,et al.  An architecture of high-performance frequency and phase synthesis , 2000, IEEE Journal of Solid-State Circuits.

[5]  Takahiro Seki,et al.  Dynamic voltage and frequency management for a low-power embedded microprocessor , 2005, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[6]  Alper Demir,et al.  Computing Timing Jitter From Phase Noise Spectra for Oscillators and Phase-Locked Loops With White and$1/f$Noise , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Matthew R. Guthaus,et al.  Distributed LC Resonant Clock Grid Synthesis , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Liming Xiu VLSI Circuit Design Methodology Demystified , 2007 .

[9]  Paul-Peter Sotiriadis Theory of Flying-Adder Frequency Synthesizers—Part I: Modeling, Signals' Periods and Output Average Frequency , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Liming Xiu,et al.  A "flying-adder" architecture of frequency and phase synthesis with scalability , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Peter A. Dinda,et al.  User-Driven Frequency Scaling , 2006, IEEE Computer Architecture Letters.

[12]  Paul-Peter Sotiriadis,et al.  Theory of Flying-Adder Frequency Synthesizers—Part II: Time- and Frequency-Domain Properties of the Output Signal , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Sumit A. Talwalkar Digital-to-Time Synthesizers: Separating Delay Line Error Spurs and Quantization Error Spurs , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Venceslav F. Kroupa,et al.  Direct digital frequency synthesizers , 1998 .

[15]  Liming Xiu Nanometer Frequency Synthesis Beyond the Phase-Locked Loop: Xiu/Nanometer Frequency Synthesis , 2012 .

[16]  A.A. Abidi,et al.  Phase Noise and Jitter in CMOS Ring Oscillators , 2006, IEEE Journal of Solid-State Circuits.

[17]  B. Gilbert A monolithic microsystem for analog synthesis of trigonometric functions and their inverses , 1982, IEEE Journal of Solid-State Circuits.

[18]  Sumit A. Talwalkar,et al.  Quantization Error Spectra Structure of a DTC Synthesizer via the DFT Axis Scaling Property , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  T.Y. Nguyen,et al.  Resonant clocking using distributed parasitic capacitance , 2004, IEEE Journal of Solid-State Circuits.