ICCAD-2012 CAD contest in fuzzy pattern matching for physical verification and benchmark suite

With the widespread adoption of design for manufacturing techniques and design and process co-optimization as well as the increase in the complexity of the processes to manufacture integrated circuits there is pressing need in finding quickly to calibrate yet accurate and high performing methods to identify layout topologies which may cause yield loss. While full-based simulations provide the most accurate prediction possible their runtime prohibits an adoption at all levels of the design flow. Alternative traditional rule checking including pattern matching techniques are fast but have a limited application in finding locations that were not part the training set. Several approaches to improve the accuracy of the prediction to reduce the number of miss structures and false detections have been proposed, but none have yielded and acceptable tradeoff between accuracy and runtime. This contest is aimed to provide a suite of layouts which highlight the challenges of this application: Widely different classes, limited amount of data and low prediction rates.

[1]  J. Andres Torres,et al.  Multi-selection method for physical design verification applications , 2011, Advanced Lithography.

[2]  J. Andres Torres,et al.  High Performance Lithography Hotspot Detection With Successively Refined Pattern Identifications and Machine Learning , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Malgorzata Marek-Sadowska,et al.  Post-placement lithographic hotspot detection and removal in one-dimensional gridded designs , 2012, Thirteenth International Symposium on Quality Electronic Design (ISQED).

[4]  David Z. Pan,et al.  Machine learning based lithographic hotspot detection with critical-feature extraction and classification , 2009, 2009 IEEE International Conference on IC Design and Technology.

[5]  Sani R. Nassif,et al.  Robust and resilient designs from the bottom-up: Technology, CAD, circuit, and system issues , 2012, 17th Asia and South Pacific Design Automation Conference.

[6]  J. Andres Torres,et al.  Directional 2D functions as models for fast layout pattern transfer verification , 2009, Advanced Lithography.