Memory exploration utilizing scheduling effects in high-level synthesis
暂无分享,去创建一个
[1] Nikil D. Dutt,et al. 1995 high level synthesis design repository , 1995 .
[2] Daniel Gajski,et al. Architectural exploration for datapaths with memory hierarchy , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.
[3] Viraphol Chaiyakul,et al. An algorithm for array variable clustering , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.
[4] Erik Brockmeyer,et al. Data and memory optimization techniques for embedded systems , 2001, TODE.
[5] Herman Schmit,et al. Synthesis of application-specific memory designs , 1997, IEEE Trans. Very Large Scale Integr. Syst..
[6] Preeti Ranjan Panda,et al. Memory bank customization and assignment in behavioral synthesis , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).
[7] William H. Press,et al. Numerical recipes in C , 2002 .
[8] Nikil D. Dutt,et al. Exploiting off-chip memory access modes in high-level synthesis , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[9] Chaitali Chakrabarti,et al. Low power multi-module, multi-port memory design for embedded systems , 2000, 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528).