MUX-based design of DPLL for wireless communication
暂无分享,去创建一个
Kaustubh Bhattacharyya | Sabyasachi Bhattacharyya | Ragib Nasir Ahmed | Ripunjoy Sarma | Roushan Saikia
[1] B. P. Lathi. Modern Digital and Analog Communication Systems 3e Osece , 1998 .
[2] J. Juillard,et al. Design and VHDL modeling of all-digital PLLs , 2010, Proceedings of the 8th IEEE International NEWCAS Conference 2010.
[3] J. B. Thomas,et al. An analysis of digital phase-locked loops , 1989 .
[4] P. K. Chaturvedi,et al. Communication Systems , 2002, IFIP — The International Federation for Information Processing.
[5] B. P. Lathi,et al. Modern Digital and Analog Communication Systems , 1983 .
[6] W.C. Lindsey,et al. A survey of digital phase-locked loops , 1981, Proceedings of the IEEE.
[7] Bhavya K. Daya,et al. All Digital Phase Locked Loop Design and Implementation , 2022 .
[8] H. Osborne,et al. Stability Analysis of an Nth Power Digital Phase-Locked Loop - Part I: First-Order DPLL , 1980, IEEE Transactions on Communications.
[9] K. K. Sarma,et al. A Digital Phase Locked Loop for Nakagami-m fading channels using QPSK modulation scheme , 2012, 2012 2nd National Conference on Computational Intelligence and Signal Processing (CISP).