MUX-based design of DPLL for wireless communication

For modern day communication devices, the key aspect lies in the proper reception of data at minimum possible error rates and also on maintenance of great degrees of precision. But, while doing so, a very important aspect that should be kept in mind is the ability of the device developed to operate at reasonable speeds, because it must be compatible with the other sub-systems of the communication setup. Also, the design complexity of the device and the cost of design should be minimum. By putting all these factors together, we can define a common term called time complexity which is the main concern of this proposed work. Considering the various constraints at hand, we would like to propose the design of a Multiplexer-based DPLL device which comprises of features such as good speed, simplified design and precise reception of data.

[1]  B. P. Lathi Modern Digital and Analog Communication Systems 3e Osece , 1998 .

[2]  J. Juillard,et al.  Design and VHDL modeling of all-digital PLLs , 2010, Proceedings of the 8th IEEE International NEWCAS Conference 2010.

[3]  J. B. Thomas,et al.  An analysis of digital phase-locked loops , 1989 .

[4]  P. K. Chaturvedi,et al.  Communication Systems , 2002, IFIP — The International Federation for Information Processing.

[5]  B. P. Lathi,et al.  Modern Digital and Analog Communication Systems , 1983 .

[6]  W.C. Lindsey,et al.  A survey of digital phase-locked loops , 1981, Proceedings of the IEEE.

[7]  Bhavya K. Daya,et al.  All Digital Phase Locked Loop Design and Implementation , 2022 .

[8]  H. Osborne,et al.  Stability Analysis of an Nth Power Digital Phase-Locked Loop - Part I: First-Order DPLL , 1980, IEEE Transactions on Communications.

[9]  K. K. Sarma,et al.  A Digital Phase Locked Loop for Nakagami-m fading channels using QPSK modulation scheme , 2012, 2012 2nd National Conference on Computational Intelligence and Signal Processing (CISP).