A 12-bit, 270MS/s pipelined ADC with SHA-eliminating front end

This paper presents a 12-bit 270MS/s pipelined analog-to-digital converter (ADC) without employing a front-end sample-and-hold amplifier. A novel strategy is established to diminish the aperture error while maintaining both the original tracking time and amplifying time of multiplying digital-to-analog converter (MDAC). It matches the signal paths between comparators and MDAC in the first stage by using proper timing sequence and high-speed dynamic comparators. The measurement results show 63.7dB SNR and 76.1dBc SFDR at 120.1MHz input frequency while the chip's total power dissipation is 250mW (excluding LVDS drivers) at 1.2V supply. The ADC core occupies 1.7mm2 and is implemented in a 130nm CMOS process.

[1]  A.P. Chandrakasan,et al.  A Highly Integrated CMOS Analog Baseband Transceiver With 180 MSPS 13-bit Pipelined CMOS ADC and Dual 12-bit DACs , 2006, IEEE Journal of Solid-State Circuits.

[2]  M. Waltari,et al.  A Self-Calibrated Pipeline ADC with 200 MHz IF-Sampling Frontend , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[3]  Byung-Moo Min,et al.  A 69-mW 10-bit 80-MSample/s Pipelined CMOS ADC , 2003, IEEE J. Solid State Circuits.

[4]  Dong-Hyun Hwang,et al.  A range-scaled 13b 100MS/s 0.13μm CMOS SHA-free ADC based on a single reference , 2011, 2011 International SoC Design Conference.

[5]  S. Devarajan,et al.  A 16-bit, 125 MS/s, 385 mW, 78.7 dB SNR CMOS Pipeline ADC , 2009, IEEE Journal of Solid-State Circuits.

[6]  Jonathan W. Valvano,et al.  A 14-b 100-MS/s Pipelined ADC With a Merged SHA and First MDAC , 2008, IEEE Journal of Solid-State Circuits.

[7]  Seung-Hoon Lee,et al.  A Range-Scaled 13b 100 MS/s 0.13 um CMOS SHA-Free ADC Based on a Single Reference , 2013 .