An efficient prediction framework for multi-parametric yield analysis under parameter variations

Due to continuous process scaling, process, voltage, and temperature (PVT) parameter variations have become one of the most problematic issues in circuit design. The resulting correlations among performance metrics lead to a significant parametric yield loss. Previous algorithms on parametric yield prediction are limited to predicting a single-parametric yield or performing balanced optimization for several single-parametric yields. Consequently, these methods fail to predict the multi-parametric yield that optimizes multiple performance metrics simultaneously, which may result in significant accuracy loss. In this paper we suggest an efficient multi-parametric yield prediction framework, in which multiple performance metrics are considered as simultaneous constraint conditions for parametric yield prediction, to maintain the correlations among metrics. First, the framework models the performance metrics in terms of PVT parameter variations by using the adaptive elastic net (AEN) method. Then the parametric yield for a single performance metric can be predicted through the computation of the cumulative distribution function (CDF) based on the multiplication theorem and the Markov chain Monte Carlo (MCMC) method. Finally, a copula-based parametric yield prediction procedure has been developed to solve the multi-parametric yield prediction problem, and to generate an accurate yield estimate. Experimental results demonstrate that the proposed multi-parametric yield prediction framework is able to provide the designer with either an accurate value for parametric yield under specific performance limits, or a multi-parametric yield surface under all ranges of performance limits.

[1]  Hiroshi Iwai,et al.  Computationally efficient methodology for statistical characterization and yield estimation due to inter- and intra-die process variations , 2013, Fifth Asia Symposium on Quality Electronic Design (ASQED 2013).

[2]  Kamal El-Sankary,et al.  A self-healing technique using ZTC biasing for PVT variations compensation in 65nm CMOS technology , 2015, 2015 IEEE 28th Canadian Conference on Electrical and Computer Engineering (CCECE).

[3]  Xiaoping Du,et al.  Probabilistic uncertainty analysis by mean-value first order Saddlepoint Approximation , 2008, Reliab. Eng. Syst. Saf..

[4]  Mohsen Radfar,et al.  A yield improvement technique in severe process, voltage, and temperature variations and extreme voltage scaling , 2014, Microelectron. Reliab..

[5]  Abdel Lisser,et al.  Archimedean Copulas in Joint Chance-Constrained Programming , 2014, ICORES.

[6]  Xin Li,et al.  An efficient bi-objective optimization framework for statistical chip-level yield analysis under parameter variations , 2016, Frontiers of Information Technology & Electronic Engineering.

[7]  E. Tlelo-Cuautle,et al.  Optimising operational amplifiers by evolutionary algorithms and gm/Id method , 2016 .

[8]  Zhenzhou Lu,et al.  Conditional probability Markov chain simulation based reliability analysis method for nonnormal variables , 2010 .

[9]  Ya Juan Jin Reliability-Based Sensitivity Analysis for Machining Precision by Saddle-Point Approximation , 2012 .

[10]  Ruben H. Zamar,et al.  Least angle regression for model selection , 2014 .

[11]  David Blaauw,et al.  A Novel Approach to Perform Gate-Level Yield Analysis and Optimization Considering Correlated Variations in Power and Performance , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Carlos Sánchez-López,et al.  Integrated circuit generating 3- and 5-scroll attractors , 2012 .

[13]  Jiang Tongmin,et al.  Printed circuit board model updating based on response surface method , 2015 .

[14]  Niraj K. Jha,et al.  GenFin: Genetic Algorithm-Based Multiobjective Statistical Logic Circuit Optimization Using Incremental Statistical Analysis , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Jun Li,et al.  Chebyshev Affine-Arithmetic-Based Parametric Yield Prediction Under Limited Descriptions of Uncertainty , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Bill Ravens,et al.  An Introduction to Copulas , 2000, Technometrics.

[17]  Chandu Visweswariah,et al.  Death, taxes and failing chips , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[18]  Sheldon X.-D. Tan,et al.  Performance bound analysis of analog circuits in frequency- and time-domain considering process variations , 2013, ACM Trans. Design Autom. Electr. Syst..

[19]  Gunky Kim,et al.  Comparison of semiparametric and parametric methods for estimating copulas , 2007, Comput. Stat. Data Anal..

[20]  Alan D Hutson,et al.  Inversion Theorem Based Kernel Density Estimation for the Ordinary Least Squares Estimator of a Regression Coefficient , 2015, Communications in statistics: theory and methods.

[21]  Mohab Anis,et al.  Timing yield analysis considering process-induced temperature and supply voltage variations , 2012, Microelectron. J..

[22]  Hao Helen Zhang,et al.  ON THE ADAPTIVE ELASTIC-NET WITH A DIVERGING NUMBER OF PARAMETERS. , 2009, Annals of statistics.

[23]  Hirozumi Yamaguchi,et al.  A cross validation of network system models for delay tolerant networks , 2015, 2015 Eighth International Conference on Mobile Computing and Ubiquitous Networking (ICMU).

[24]  Abhijit Chatterjee,et al.  Signature Driven Hierarchical Post-Manufacture Tuning of RF Systems for Performance and Power , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[25]  Olivier Roustant,et al.  On the estimation of Pareto fronts from the point of view of copula theory , 2015, Inf. Sci..

[26]  Rao S. Govindaraju,et al.  Trivariate statistical analysis of extreme rainfall events via the Plackett family of copulas , 2008 .

[27]  H. Zou The Adaptive Lasso and Its Oracle Properties , 2006 .

[28]  Alp Arslan Bayrakci Stochastic logical effort as a variation aware delay model to estimate timing yield , 2015, Integr..

[29]  Xin Li,et al.  Finding Deterministic Solution From Underdetermined Equation: Large-Scale Performance Variability Modeling of Analog/RF Circuits , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[30]  Gaurang Panchal,et al.  Searching Most Efficient Neural Network Architecture Using Akaike's Information Criterion (AIC) , 2010 .

[31]  R. Nelsen An Introduction to Copulas , 1998 .

[32]  Young Hwan Kim,et al.  Timing Yield Slack for Timing Yield-Constrained Optimization and Its Application to Statistical Leakage Minimization , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[33]  Srinath R. Naidu,et al.  Parameter-importance based Monte-Carlo technique for variation-aware analog yield optimization , 2016, 2016 International Great Lakes Symposium on VLSI (GLSVLSI).