论文信息 - An implementation of a high-level language for a data-driven processor

An implementation of a high-level language for a data-driven processor

The authors have been developing a superpipelined data-driven processor and its development environment, a high-level language and its language processing system. The high-level language for the data-driven processor and its language processing system, implemented on an engineering workstation, are described. Compatibility with the C language was maintained. The language has several features suitable for parallel processing and signal processing other than compatibility with C, such as parallel execution statements, a data transfer mechanism between executions of a program with multiple input data-sets, and delay and history classes.<<ETX>>

H. Terada | T. Yamasaki | K. Munakata | K. Shima | S. Yoshida

[1] Toshiyuki Tamura,et al. An elastic pipeline mechanism by self-timed circuits , 1988 .

[2] Toshiyuki Tamura,et al. A 40 MFLOPS 32-bit floating-point processor , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[3] Souichi Miyata,et al. The data-driven microprocessor , 1989, IEEE Micro.

[4] Hiroaki Terada,et al. VLSI implementation of a variable-length pipeline scheme for data-driven processors , 1989 .

[5] Satoshi Matsumoto,et al. VLSI design of a one-chip data-driven processor: Q-v1 , 1987, FJCC.

[6] Hiroki Miura,et al. Hardware Structure of a One-Chip Data Driven Processor: Q-p , 1987, ICPP.