Architecture for low-power real-time image analysis using 3D silicon technology

The technology to build highly integrated 3D computational image sensors by stacking and interconnecting layers of 2D silicon ICs is being developed. Unlike multi-chip module packaging, in which interconnect lines are brought to the periphery of a chip stack to achieve vertical integration, this new technology allows virtually unrestricted placement of vertical vias within the interior of the chip. The goal of this development is to enable high sped, high resolution image processing in compact low power wearable systems that would be coupled with a head-mounted display. Potential applications for these systems include target tracking and image stabilization. In this talk we focus on the architecture of the 3D image sensor, which includes pixel- parallel analog-to-digital conversion and programmable digital processors for pixel and block operations. We show that 3D technology will allow at least an order of magnitude decrease in power dissipation over an equivalent 2D implementation of the architecture.

[1]  Zhimin Zhou,et al.  On-focal-plane ADC: recent progress at JPL , 1996, Defense, Security, and Sensing.

[2]  Charles G. Sodini,et al.  A CCD/CMOS based imager with integrated focal plane signal processing , 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.

[3]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[4]  John L. Wyatt,et al.  CMOS resistive fuses for image smoothing and segmentation , 1992 .

[5]  Jin Luo,et al.  Resistive Fuses: Analog Hardware for Detecting Discontinuities in Early Vision , 1989, Analog VLSI Implementation of Neural Systems.

[6]  J. Candy,et al.  The Structure of Quantization Noise from Sigma-Delta Modulation , 1981 .

[7]  Bedabrata Pain,et al.  On-focal-plane signal processing for current-mode active pixel sensors , 1999 .

[8]  Paul R. Gray,et al.  A 1.5 V, 10-bit, 14 MS/s CMOS pipeline analog-to-digital converter , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[9]  James C. Candy,et al.  Decimation for Sigma Delta Modulation , 1986, IEEE Trans. Commun..

[10]  Michael Bolotski,et al.  Abacus - a reconfigurable bit-parallel architecture for early vision , 1996 .

[11]  Sabrina Kemeny,et al.  CMOS Active Pixel Sensor Array with Programmable Multiresolution Readout , 1995 .

[12]  B. Fowler,et al.  A CMOS area image sensor with pixel-level A/D conversion , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[13]  Charles G. Sodini,et al.  An integrated computing structure for pixel-parallel image processing , 1997 .

[14]  Carver Mead,et al.  Analog VLSI and neural systems , 1989 .

[15]  Christer Svensson,et al.  An Addressable 256 × 256 Photodiode Image Sensor Array with an 8-bit Digital Output , 1992 .

[16]  Bedabrata Pain,et al.  CMOS active pixel sensor with on-chip successive approximation analog-to-digital converter , 1997 .

[17]  Bryan D. Ackland,et al.  TP 13.5: A 256x256 CMOS Active Pixel image Sensor with Motion Detection , 1995 .

[18]  I.S. McQuirk,et al.  An analog VLSI chip for estimating the focus of expansion , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.