A CPU-FPGA heterogeneous platform-based monitoring system and redundant mechanisms

This paper presents a practical view of how to implement a Dual Modular Redundancy (DMR) scheme in a CPU-FPGA (Central Processing Unit — Field-Programmable Gate Array) heterogeneous platform-based monitoring system, which is also described. FPGAs in a monitoring system can be valuable resources when it is important to either have a reprogrammable system or fast response/acquisition rates when processing large volumes of data. On the other side, CPUs are affordable options for most other processing tasks. A heterogeneous platform is proposed and aims to achieve a reliable, however cost-effective solution. After this, the paper will focus on matters such as synchronization between units, data redundancy and self-monitoring schemes. The implemented design was thoroughly tested, showing effectiveness in terms of redundancy with improved reliability.

[1]  J. Teifel,et al.  Self-Voting Dual-Modular-Redundancy Circuits for Single-Event-Transient Mitigation , 2008, IEEE Transactions on Nuclear Science.

[2]  Ferdinando Crispino,et al.  Fast system for analysis of protection events , 2015, 2015 IEEE PES Innovative Smart Grid Technologies Latin America (ISGT LATAM).

[3]  Martin L. Shooman,et al.  Reliability of Computer Systems and Networks: Fault Tolerance,Analysis,and Design , 2002 .

[4]  Wei-Jen Lee,et al.  Reliability assessment of automated substation and functional integration , 2016, 2016 IEEE Industry Applications Society Annual Meeting.

[5]  Zilong Wang,et al.  DAO: Dual module redundancy with AND/OR logic voter for FPGA hardening , 2015, 2015 First International Conference on Reliability Systems Engineering (ICRSE).

[6]  Nasser Jazdi.  Dynamic calculation of the reliability of factory automation applications: Industry 4.0 applications , 2016, 2016 IEEE International Conference on Automation, Quality and Testing, Robotics (AQTR).

[7]  Alan Cooke.  The Killer App – Combining Embedded Processors, FPGAs and Smart Software , 2016 .

[8]  Viktor K. Prasanna,et al.  Accelerating Graph Analytics on CPU-FPGA Heterogeneous Platform , 2017, 2017 29th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD).

[9]  Wolfgang Müller,et al.  Storage Networks Explained: Basics and Application of Fibre Channel SAN, NAS, iSCSI and InfiniBand , 2004 .

[10]  Peoples R China.  Benefits of an FPGA based SRM controller , 2014 .

[11]  Timo Koskiahde,et al.  PTP monitoring in redundant network , 2016, 2016 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control, and Communication (ISPCS).

[12]  R. K. Shyamasundar,et al.  Introduction to algorithms , 1996 .

[13]  Eric Dekneuvel,et al.  Using FPGA for real time power monitoring in a NIALM system , 2013, 2013 IEEE International Symposium on Industrial Electronics.