Real impact of dynamic operation stress during burn-in on DRAM retention time

The burn-in (BI) mechanism in connection with the dynamic operation stress (DOS) has been investigated to examine the real impact on dynamic random access memory (DRAM) reliablity. In this paper, the wafer burn-in (WBI) method with equivalent screening efficiency as the package burn-in (PBI) is implemented by employing DOS. It is found that retention time degradation by BI stress in DRAM with potentially lethal defects is mainly attributed to DOS-induced hot carrier (HC) degradation of DRAM cell. Hot electrons injection in Si-SiO/sub 2/ interface brings about lots of interfacial states as well as the electrical field modification at the gate-overlapped region, causing the degradation of retention time. This is clarified by an anomalous threshold voltage (V/sub T/) shift, and an increase of gate-induced drain leakage (GIDL) after dc HC stress having the identical stress voltage as DOS. Moreover, it is proved that a WBI procedure with the relevant DOS can screen out weak bits effectively, compared to that with only static stress.

[1]  T. Furuyama,et al.  Wafer burn-in (WBI) technology for RAM's , 1993, Proceedings of IEEE International Electron Devices Meeting.

[2]  Hyungsoon Shin,et al.  Hot-carrier-induced circuit degradation in actual DRAM , 1995, Proceedings of 1995 IEEE International Reliability Physics Symposium.

[3]  Hyeokjae Lee,et al.  Hot-carrier-induced gate capacitance variation and its impact on DRAM circuit functionality , 1995, Proceedings of International Electron Devices Meeting.

[4]  R. S. Scott,et al.  High field related thin oxide wearout and breakdown , 1995 .

[5]  Richard C. Blish,et al.  Technique for determining a prudent voltage stress to improve product quality and reliability , 2000 .

[6]  Chenming Hu,et al.  Impact of gate-induced drain leakage current on the tail distribution of DRAM data retention time , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[7]  Chung-Yuan Tsao,et al.  Applying dynamic voltage stressing to reduce early failure rate , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).

[8]  H. Seo,et al.  Charge trapping induced DRAM data retention time degradation under wafer-level burn-in stress , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[9]  H. Seo,et al.  Evaluation of STI degradation causing DRAM standby current failure in burn-in mode operation using a carrier injection method , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[10]  Hot Carrier Degradation in Deep Sub-Micron Nitride Spacer Lightly Doped Drain N-Channel Metal-Oxide-Semiconductor Transistors. , 2002 .