Maximum achievable energy reduction using coding with applications to deep sub-micron buses
暂无分享,去创建一个
[1] Anantha Chandrakasan,et al. Energy reduction in VLSI computation modules: an information-theoretic approach , 2003, IEEE Trans. Inf. Theory.
[2] Radu Marculescu,et al. Information theoretic measures for power analysis [logic design] , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Radu Marculescu,et al. Information theoretic measures for power analysis : Low power design , 1996 .
[4] Anantha Chandrakasan,et al. A bus energy model for deep submicron technology , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[5] Mircea R. Stan,et al. Limited-weight codes for low-power I/O , 1994 .
[6] Naresh R. Shanbhag,et al. A Mathematical Basis For Power-Reduction In Digital VLSI Systems , 1997 .
[7] Mircea R. Stan,et al. Low-power encodings for global communication in CMOS VLSI , 1997, IEEE Trans. Very Large Scale Integr. Syst..
[8] Dennis Sylvester,et al. Analytical modeling and characterization of deep-submicrometer interconnect , 2001 .
[9] Jeffrey J. Tabor. Noise Reduction Using Low Weight and Constant Weight Coding Techniques , 1990 .
[10] Naresh R. Shanbhag,et al. Information-theoretic bounds on average signal transition activity [VLSI systems] , 1999, IEEE Trans. Very Large Scale Integr. Syst..
[11] R. Marculescu,et al. Information theoretic measures for power analysis : Low power design , 1996 .