An on-line software-based self-test framework for microprocessor cores

Software-based self-test (SBST) in embedded microprocessor cores testing allows lowering test costs without loosing fault detection capabilities. Particularly in critical environments, SBST is executed during the system operating life in order to guarantee its availability and quality of service. If the test routines can be executed online but not-concurrently, then both the hardware and software overheads are negligible. This paper presents results and issues faced during the development of SBST approach targeting a Motorola PowerPC 603 core. The test, constrained by tight timing and coverage requirements, required the development of a general framework, easily reusable on other microprocessor cores

[1]  Yervant Zorian,et al.  Instruction-based self-testing of processor cores , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[2]  Jian Shen,et al.  Native mode functional test generation for processors with applications to self test and design validation , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[3]  Yervant Zorian,et al.  Low-Cost Software-Based Self-Testing of RISC Processor Cores , 2003, DATE.

[4]  Jacob A. Abraham,et al.  Test Generation for Microprocessors , 1980, IEEE Transactions on Computers.

[5]  Sandeep K. Gupta,et al.  A methodology for transforming memory tests for in-system testing of direct mapped cache tags , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[6]  Compcon,et al.  Tutorial : LSI testing , 1978 .

[7]  Ad J. van de Goor,et al.  A Systematic Method for Modifying March Tests for Bit-Oriented Memories into Tests for Word-Oriented Memories , 2003, IEEE Trans. Computers.

[8]  Alice M. Chiang,et al.  Two new approaches simplify testing of microprocessors , 1976 .

[9]  Sujit Dey,et al.  Software-based self-testing methodology for processor cores , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Christos A. Papachristou,et al.  Instruction randomization self test for processor cores , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[11]  Jason Baumgartner,et al.  Automatic formal verification of fused-multiply-add FPUs , 2005, Design, Automation and Test in Europe.

[12]  Yervant Zorian,et al.  Deterministic software-based self-testing of embedded processor cores , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[13]  John Paul Shen,et al.  Superscalar processor validation at the microarchitecture level , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[14]  William H. Kautz,et al.  Testing for Faults in Wiring Networks , 1974, IEEE Transactions on Computers.

[15]  Trung A. Diep,et al.  Systematic validation of pipeline interlock for superscalar microarchitectures , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[16]  Y. Zorian.  Emerging trends in VLSI test and diagnosis , 2000, Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era.

[17]  Paul Wagner,et al.  INTERCONNECT TESTING WITH BOUNDARY SCAN , 1987 .

[18]  Dimitris Gizopoulos,et al.  Software-based self-testing of embedded processors , 2005, IEEE Transactions on Computers.