Performance analysis of decision-directed maximum-likelihood phase estimators for M-PSK modulated signals
暂无分享,去创建一个
[1] Gerd Ascheid,et al. An all digital receiver architecture for bandwidth efficient transmission at high data rates , 1989, IEEE Trans. Commun..
[2] C. Heegard,et al. A Microprocessor-Based PSK Modem for Packet Transmission Over Satellite Channels , 1978, IEEE Trans. Commun..
[3] Riccardo De Gaudenzi,et al. Analysis of an all-digital maximum likelihood carrier phase and clock timing synchronizer for eight phase-shift keying modulation , 1994, IEEE Trans. Commun..
[4] Andrew J. Viterbi,et al. Nonlinear estimation of PSK-modulated carrier phase with application to burst digital transmission , 1983, IEEE Trans. Inf. Theory.
[5] MARC MOENECLAEY,et al. A Fundamental Lower Bound on the Performance of Practical Joint Carrier and Bit Synchronizers , 1984, IEEE Trans. Commun..
[6] Pooi Kam,et al. Reception of PSK Signals Over Fading Channels Via Quadrature Amplitude Estimation , 1983, IEEE Trans. Commun..
[7] P. van Gerwen,et al. Microprocessor Implementation of High-Speed Data Modems , 1977, IEEE Trans. Commun..
[8] H. Osborne. A Generalized "Polarity-Type" Costas Loop for Tracking MPSK Signals , 1982, IEEE Trans. Commun..
[9] Marc Moeneclaey. The asymptotic cycle slip rate for a synchronization loop with arbitrary phase-detector characteristic , 1985 .
[10] G. Ascheid,et al. Cycle Slips in Phase-Locked Loops: A Tutorial Survey , 1982, IEEE Trans. Commun..
[11] Michael P. Fitz,et al. Equivocation in nonlinear digital carrier synchronizers , 1991, IEEE Trans. Commun..