A 280 $\mu$ W Dynamic Zoom ADC With 120 dB DR and 118 dB SNDR in 1 kHz BW

This paper presents a dynamic zoom analog-to-digital converter for use in low-bandwidth (<1 kHz) instrumentation applications. It employs a high-speed asynchronous successive approximation register (SAR) ADC that dynamically updates the references of a fully differential <inline-formula> <tex-math notation="LaTeX">$\Delta \Sigma$ </tex-math></inline-formula> ADC. Compared to previous zoom ADCs, faster reference updates relax the loop filter requirements, thus allowing the adoption of energy-efficient amplifiers. Fabricated in a 0.16-<inline-formula> <tex-math notation="LaTeX">$\mu \text{m}$ </tex-math></inline-formula> CMOS process, the prototype occupies 0.26 mm<sup>2</sup> and achieves 119.1-dB peak signal-to-noise ratio (SNR), 118.1-dB peak signal-to-noise-and-distortion-ratio (SNDR), and 120.3-dB dynamic range (DR) in a 1-kHz bandwidth while consuming 280 <inline-formula> <tex-math notation="LaTeX">$\mu \text{W}$ </tex-math></inline-formula>. This results in a Schreier figure of merit (FoM) of 185.8 dB.

[1]  R. Baird,et al.  Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .

[2]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[3]  Tien-Yu Lo,et al.  An Oversampling SAR ADC With DAC Mismatch Error Shaping Achieving 105 dB SFDR and 101 dB SNDR Over 1 kHz BW in 55 nm CMOS , 2016, IEEE Journal of Solid-State Circuits.

[4]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ modulator with 67dB dynamic range in 10MHz bandwidth , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[5]  Kofi A. A. Makinwa,et al.  A 6.3 µW 20 bit Incremental Zoom-ADC with 6 ppm INL and 1 µV Offset , 2013, IEEE Journal of Solid-State Circuits.

[6]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ Modulator with 67-dB dynamic range in 10-MHz bandwidth , 2004, IEEE Journal of Solid-State Circuits.

[7]  L. R. Carley,et al.  Analysis of switched-capacitor common-mode feedback circuit , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[8]  Gabor C. Temes,et al.  A 16 b Multi-Step Incremental Analog-to-Digital Converter With Single-Opamp Multi-Slope Extended Counting , 2017, IEEE Journal of Solid-State Circuits.

[9]  Fabio Sebastiano,et al.  A Hybrid ADC for High Resolution: The Zoom ADC , 2018 .

[10]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[11]  Gabor C. Temes,et al.  Theory and applications of incremental ΔΣ converters , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[12]  Hongxing Li,et al.  A signal-independent background-calibrating 20b 1MS/S SAR ADC with 0.3ppm INL , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[13]  D.A. Johns,et al.  A 12-bit 3.125 MHz Bandwidth 0–3 MASH Delta-Sigma Modulator , 2009, IEEE Journal of Solid-State Circuits.

[14]  Robert W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS , 2006 .

[15]  N. P. van der Meijs,et al.  A 26 $\mu$ W 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios , 2011, IEEE Journal of Solid-State Circuits.

[16]  Kofi A. A. Makinwa,et al.  A Dynamic Zoom ADC With 109-dB DR for Audio Applications , 2017, IEEE Journal of Solid-State Circuits.

[17]  I. Mehr,et al.  A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC , 1999, IEEE Journal of Solid-State Circuits.

[18]  Matthias Steiner,et al.  15.8 A 22.3b 1kHz 12.7mW switched-capacitor ΔΣ modulator with stacked split-steering amplifiers , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[19]  Gabor C. Temes,et al.  A Micro-Power Two-Step Incremental Analog-to-Digital Converter , 2015, IEEE Journal of Solid-State Circuits.

[20]  Kofi A. A. Makinwa,et al.  A 280μW dynamic-zoom ADC with 120dB DR and 118dB SNDR in 1kHz BW , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[21]  G.C. Temes,et al.  A low-power 22-bit incremental ADC , 2006, IEEE Journal of Solid-State Circuits.

[22]  Gabor C. Temes,et al.  A two-capacitor SAR-assisted multi-step incremental ADC with a single amplifier achieving 96.6 dB SNDR over 1.2 kHz BW , 2017, 2017 IEEE Custom Integrated Circuits Conference (CICC).

[23]  Gabor C. Temes,et al.  Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization , 1996, Proc. IEEE.