A 12.5 Gb/s Si bipolar IC for PRBS generation and bit error detection up to 25 Gb/s
暂无分享,去创建一个
[1] J. O'Reilly. Series-parallel generation of m-sequences , 1975 .
[2] Z. H. Lao,et al. 12.5 Gbit/s silicon bipolar 1:4-demultiplexer IC , 1992 .
[3] D. Clawin,et al. Multigigabit/second silicon decision circuit , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[4] U. Langmann,et al. Proposal for a versatile monolithic multi-Gbit/s m-sequence test system , 1990 .
[5] H. Stubing,et al. A compact physical large-signal model for high-speed bipolar transistors at high current densities—Part I: One-dimensional model , 1987, IEEE Transactions on Electron Devices.
[6] H. Fu,et al. A high-speed bipolar technology featuring self-aligned single-poly base and submicrometer emitter contacts , 1990, IEEE Electron Device Letters.
[7] R. Mahnkopf,et al. Static silicon frequency divider for low power consumption (4 mW, 10 GHz) and high-speed (160 mW, 19 GHz) , 1992, Proceedings of the 1992 Bipolar/BiCMOS Circuits and Technology Meeting.
[8] U. Langmann,et al. A Si bipolar phase and frequency detector IC for clock extraction up to 8 Gb/s , 1992 .
[9] J. Hauenschild,et al. 30 Gbit/s multiplexer and demultiplexer ICs in silicon bipolar technology , 1992 .