Using MOEA to evolve a combinational circuit on a FPGA chip
暂无分享,去创建一个
[1] Jim Tørresen,et al. A Scalable Approach to Evolvable Hardware , 2002, Genetic Programming and Evolvable Machines.
[2] Jin Wang,et al. Implementing Multi-VRC Cores to Evolve Combinational Logic Circuits in Parallel , 2007, ICES.
[3] Kalyanmoy Deb,et al. A fast and elitist multiobjective genetic algorithm: NSGA-II , 2002, IEEE Trans. Evol. Comput..
[4] Tatiana Kalganova,et al. Evolving more efficient digital circuits by allowing circuit layout evolution and multi-objective fitness , 1999, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.
[5] O. Weck,et al. MULTIOBJECTIVE OPTIMIZATION : HISTORY AND PROMISE , 2004 .
[6] Carlos A. Coello Coello,et al. Evolutionary multiobjective design of combinational logic circuits , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.
[7] Lukás Sekanina,et al. An Evolvable Combinational Unit for FPGAs , 2004, Comput. Artif. Intell..
[8] Tatiana Kalganova,et al. Generalized Disjunction Decomposition for the Evolution of Programmable Logic Array Structures , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).
[9] Julian Francis Miller,et al. Cartesian genetic programming , 2000, GECCO '10.
[10] Lukás Sekanina,et al. On routine implementation of virtual evolvable devices using COMBO6 , 2004, Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004..
[11] DebK.,et al. A fast and elitist multiobjective genetic algorithm , 2002 .
[12] Tatiana Kalganova,et al. Bidirectional incremental evolution in extrinsic evolvable hardware , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.
[13] Rui Liu,et al. An Efficient Multi-Objective Evolutionary Algorithm for Combinational Circuit Design , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).