The Doherty Power Amplifier With On-Chip Dynamic Bias Control Circuit for Handset Application

A monolithic-microwave integrated-circuit Doherty power amplifier (PA) with an on-chip dynamic bias control circuit for cellular handset application has been designed and implemented. To improve the linearity and efficiency in the operation power ranges, the base and collector biases of the amplifiers, except the drive amplifier of the main path, are controlled according to the average output power. The base biases are controlled using the on-chip circuit and collector biases by the dc/dc chip to reduce the average dc consumption power. The power-added efficiency (PAE) is improved approximately 6% by the base dynamic bias control, and approximately 14% by the collector/base dynamic control from the class AB at Pout=16 dBm, respectively. If the dc/dc converter efficiency is 100%, the PAE could be improved approximately 17.5% from class AB, reaching to 29.2% at Pout=16 dBm. In the intermediate power level from 22 to 28 dBm, the PAE is over 34.3%. The average current consumption of the PA with the dynamic bias control is 22.5 mA in urban and 37.3 mA in suburban code-division multiple-access environments, which are reduced by 36%-46.7%, compared to the normal operation. The adjacent channel power ratio is below 47.5 dBc, and the PAE at the maximum power is approximately 43.3% in the dynamic bias operations

[1]  Bumjae Shin,et al.  An adaptive bias controlled power amplifier with a load-modulated combining scheme for high efficiency and linearity , 2003, IEEE MTT-S International Microwave Symposium Digest, 2003.

[2]  J. Staudinger.  An overview of efficiency enhancements with application to linear handset power amplifiers , 2002, 2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280).

[3]  Yi-Jan Emery Chen,et al.  Impact of bias schemes on Doherty power amplifiers , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[4]  I. Bahl.  Lumped Elements for RF and Microwave Circuits , 2003 .

[5]  D.A. Teeter,et al.  Average current reduction in (W)CDMA power amplifiers , 2006, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.

[6]  Peter Vizmuller,et al.  RF Design Guide Systems, Circuits and Equations , 1995 .

[7]  W.H. Doherty,et al.  A New High Efficiency Power Amplifier for Modulated Waves , 1936, Proceedings of the Institute of Radio Engineers.

[8]  Bumman Kim,et al.  A handset power amplifier with high efficiency at a low level using load-modulation technique , 2005 .

[9]  Jaehyok Yi,et al.  Optimum design for linearity and efficiency of a microwave doherty amplifier using a new load matching technique , 2001 .

[10]  Bumman Kim,et al.  A CDMA and AMPS handset power amplifier based on load modulation technique , 2004, 34th European Microwave Conference, 2004..

[11]  Jin-Ho Shin,et al.  A 45% PAE /18mA quiescent current CDMA PAM with a dynamic bias control circuit [power amplifier module] , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.

[12]  A. Samelis,et al.  Efficiency improvement techniques at low power levels for linear CDMA and WCDMA power amplifiers , 2002, 2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280).