Flexible design and implementation of QC-Based LDPC decoder architecture for on-line user-defined matrix downloading and efficient decoding

Abstract This paper proposes a flexible QC-LDPC decoder to support on-line matrix downloading. Its applications include IEEE 802.16e, 802.11n/ac/ax, and other advanced standards. Via TSMC 40-nm technology, the flexible architecture only has an area of 0.415 mm2. The according power dissipation is 84.68 mW at maximal clock frequency of 1.0 GHz. It is successfully verified with 3 LDPC codes pre-defined in IEEE 802.11n/ac/ax.

[1]  Guido Masera,et al.  A Novel Architecture for Scalable, High Throughput, Multi-standard LDPC Decoder , 2011, 2011 14th Euromicro Conference on Digital System Design.

[2]  Frank R. Kschischang,et al.  Multi-Gbit/sec low density parity check decoders with reduced interconnect complexity , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[3]  Shyh-Jye Jou,et al.  Design of a Multimode QC-LDPC Decoder Based on Shift-Routing Network , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Soner Yesil,et al.  Dual port ram based layered decoding for Multi Rate Quasi-Cyclic LDPC codes , 2014, 2014 12th International Conference on Signal Processing (ICSP).

[5]  P. Urard,et al.  A 135Mb/s DVB-S2 compliant codec based on 64800b LDPC and BCH codes , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[6]  Luca Fanucci,et al.  VLSI design of a high-throughput multi-rate decoder for structured LDPC codes , 2005, 8th Euromicro Conference on Digital System Design (DSD'05).

[7]  Tinoosh Mohsenin,et al.  Multi-Split-Row Threshold decoding implementations for LDPC codes , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[8]  Yeong-Luh Ueng,et al.  Processing-Task Arrangement for a Low-Complexity Full-Mode WiMAX LDPC Codec , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Tinoosh Mohsenin,et al.  Split-Row: A Reduced Complexity, High Throughput LDPC Decoder Architecture , 2006, 2006 International Conference on Computer Design.

[10]  Mohammad M. Mansour,et al.  A Turbo-Decoding Message-Passing Algorithm for Sparse Parity-Check Matrix Codes , 2006, IEEE Transactions on Signal Processing.

[11]  Radford M. Neal,et al.  Near Shannon limit performance of low density parity check codes , 1996 .

[12]  Xin-Yu Shih,et al.  An 8.29 mm$^{2}$ 52 mW Multi-Mode LDPC Decoder Design for Mobile WiMAX System in 0.13 $\mu$m CMOS Process , 2008, IEEE Journal of Solid-State Circuits.

[13]  Changsheng Zhou,et al.  An area-Efficient LDPC decoder for multi-standard with conflict resolution , 2011, ASAP 2011 - 22nd IEEE International Conference on Application-specific Systems, Architectures and Processors.

[14]  Roy P. Paily,et al.  Multi-standard high-throughput and low-power quasi-cyclic low density parity check decoder for worldwide interoperability for microwave access and wireless fidelity standards , 2016, IET Circuits Devices Syst..

[15]  Frank Kienle,et al.  Low Complexity LDPC Code Decoders for Next Generation Standards , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[16]  Tong Zhang,et al.  Design of VLSI implementation-oriented LDPC codes , 2003, 2003 IEEE 58th Vehicular Technology Conference. VTC 2003-Fall (IEEE Cat. No.03CH37484).

[17]  Luca Gaetano Amarù,et al.  High Speed Architectures for Finding the First two Maximum/Minimum Values , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Rüdiger L. Urbanke,et al.  The capacity of low-density parity-check codes under message-passing decoding , 2001, IEEE Trans. Inf. Theory.

[19]  V. Stolpman,et al.  Modified Min-Sum Algorithm for LDPC Decoders in UWB Communications , 2006, 2006 IEEE International Conference on Ultra-Wideband.

[20]  Joseph R. Cavallaro,et al.  A low-power 1-Gbps reconfigurable LDPC decoder design for multiple 4G wireless standards , 2008, 2008 IEEE International SOC Conference.

[21]  Kai Zhang,et al.  High-throughput layered decoder implementation for quasi-cyclic LDPC codes , 2009, IEEE Journal on Selected Areas in Communications.

[22]  David J. C. MacKay,et al.  Good Error-Correcting Codes Based on Very Sparse Matrices , 1997, IEEE Trans. Inf. Theory.

[23]  Lei Yang,et al.  Code construction and FPGA implementation of a low-error-floor multi-rate low-density Parity-check code decoder , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Shyh-Jye Jou,et al.  An LDPC Decoder Chip Based on Self-Routing Network for IEEE 802.16e Applications , 2008, IEEE Journal of Solid-State Circuits.

[25]  Jun Li,et al.  Efficient Multi-rate Encoder of QC-LDPC Codes Based on FPGA for WIMAX Standard , 2017 .

[26]  Richard D. Wesel,et al.  Multiple-rate low-density parity-check codes with constant blocklength , 2004, IEEE Transactions on Communications.

[27]  Joseph R. Cavallaro,et al.  VLSI Decoder Architecture for High Throughput, Variable Block-size and Multi-rate LDPC Codes , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[28]  Min Li,et al.  A processor based multi-standard low-power LDPC engine for multi-Gbps wireless communication , 2013, 2013 IEEE Global Conference on Signal and Information Processing.

[29]  Hanho Lee,et al.  Reduced-complexity local switch based multi-mode QC-LDPC decoder architecture for Gbit wireless communication , 2013 .

[30]  Frank R. Kschischang,et al.  Block-Interlaced LDPC Decoders With Reduced Interconnect Complexity , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[31]  Hsie-Chia Chang,et al.  A 3.33Gb/s (1200,720) low-density parity check code decoder , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[32]  Yuhei Nagao,et al.  ASIC design of 7.7 Gbps multi-mode LDPC decoder for IEEE 802.11ac , 2014, 2014 14th International Symposium on Communications and Information Technologies (ISCIT).

[33]  Ning Chen,et al.  Optimal Overlapped Message Passing Decoding of Quasi-Cyclic LDPC Codes , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[34]  Rüdiger L. Urbanke,et al.  Design of capacity-approaching irregular low-density parity-check codes , 2001, IEEE Trans. Inf. Theory.

[35]  In-Cheol Park,et al.  Loosely coupled memory-based decoding architecture for low density parity check codes , 2006, IEEE Trans. Circuits Syst. I Regul. Pap..

[36]  Jon Louis Bentley,et al.  Multidimensional binary search trees used for associative searching , 1975, CACM.

[37]  Gwan S. Choi,et al.  A Parallel VLSI Architecture for Layered Decoding for Array LDPC Codes , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[38]  An-Yeu Wu,et al.  Area-Efficient Scalable MAP Processor Design for High-Throughput Multistandard Convolutional Turbo Decoding , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[39]  Francis C. M. Lau,et al.  Rapid prototyping of multi-mode QC-LDPC decoder for 802.11n/ac standard , 2016, 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC).

[40]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[41]  Gwan S. Choi,et al.  Multi-Rate Layered Decoder Architecture for Block LDPC Codes of the IEEE 802.11n Wireless Standard , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[42]  A. J. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[43]  Chaitali Chakrabarti,et al.  Architecture-Aware LDPC Code Design for Multiprocessor Software Defined Radio Systems , 2009, IEEE Transactions on Signal Processing.

[44]  Rahul Shrestha,et al.  Design and implementation of multi-rate LDPC decoder for IEEE 802.16e wireless standard , 2014, 2014 International Conference on Green Computing Communication and Electrical Engineering (ICGCCEE).

[45]  Hanho Lee,et al.  Multi-Gb/s multi-mode LDPC decoder architecture for IEEE 802.11ad standard , 2014, 2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS).

[46]  Naresh R. Shanbhag,et al.  High-throughput LDPC decoders , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[47]  An Pan,et al.  Programmable Architecture for Flexi-Mode QC-LDPC Decoder Supporting Wireless LAN/MAN Applications and Beyond , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[48]  Huang-Chang Lee,et al.  An Efficient Multi-Standard LDPC Decoder Design Using Hardware-Friendly Shuffled Decoding , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.