New high speed CMOS self-checking voter

Faults possibly affecting voters of TMR (triple modular redundancy) systems, employed in high reliability applications, can make them provide the fan-out logic with incorrect data, hence making the adoption of the TMR technique useless. In this paper we instantiate the need for self-checking voters and we propose a new self-checking voting scheme that, compared to alternate self-checking solutions, features the advantage of being faster, while requiring comparable power consumption. This is achieved at the cost of a small increase in area overhead.

[1]  Charles E. Stroud.  Reliability of majority voting based VLSI fault-tolerant circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Cecilia Metra,et al.  Compact and low power on-line self-testing voting scheme , 1997, 1997 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[3]  João Paulo Teixeira,et al.  Experiments on bridging fault analysis and layout-level DFT for CMOS designs , 1993, Proceedings of 1993 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.

[4]  J. von Neumann,et al.  Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[5]  Cecilia Metra,et al.  TMR voting in the presence of crosstalk faults at the voter inputs , 2004, IEEE Transactions on Reliability.

[6]  Edward J. McCluskey,et al.  "RESISTIVE SHORTS" WITHIN CMOS GATES , 1991, 1991, Proceedings. International Test Conference.

[7]  Bernard Courtois,et al.  Strongly Code Disjoint Checkers , 1988, IEEE Trans. Computers.

[8]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[9]  Edward J. McCluskey,et al.  Word-voter: a new voter design for triple modular redundant systems , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[10]  William C. Carter,et al.  Design of dynamically checked computers , 1968, IFIP Congress.

[11]  B. D. Shafer,et al.  The design of radiation-hardened ICs for space: a compendium of approaches , 1988, Proc. IEEE.

[12]  Hagbae Kim,et al.  A Time Redundancy Approach to TMR Failures Using Fault-State Likelihoods , 1994, IEEE Trans. Computers.

[13]  Yiorgos Makris,et al.  Fault tolerant design of combinational and sequential logic based on a parity check code , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[14]  Rosa Rodríguez-Montañés,et al.  Bridging defects resistance measurements in a CMOS process , 1992, Proceedings International Test Conference 1992.

[15]  D. Pitica,et al.  Reliability and failure analysis of voting circuits in hardware redundant design , 2000, International Symposium on Electronic Materials and Packaging (EMAP2000) (Cat. No.00EX458).

[16]  Eric Pacuit,et al.  Majority Logic , 2004, KR.