Digital clock recovery with adaptive loop gain to overcome channel impairments in 112 Gbit/s CP-QPSK receivers

The effective loop parameters of digital PLL based clock recovery schemes vary with the degree of impairments in the received signal. We present a novel scheme that guarantees stable PLL design parameters independently of input signal distortions.