Bipolar Technology

[1]  P. M. Solomon,et al.  Bipolar transistor design for optimized power-delay logic circuits , 1979 .

[2]  Hermann Schumacher,et al.  Enhanced SiGe heterojunction bipolar transistors with 160 GHz-f/sub max/ , 1995, Proceedings of International Electron Devices Meeting.

[3]  J. Sturm,et al.  The effects of base dopant outdiffusion and undoped Si/sub 1-x/Ge/sub x/ junction spacer layers in Si/Si/sub 1-x/Ge/sub x//Si heterojunction bipolar transistors , 1991, IEEE Electron Device Letters.

[4]  G.A.M. Hurkx.  The relevance of f/sub T/ and f/sub max/ for the speed of a bipolar CE amplifier stage , 1997 .

[5]  Dennis L. Young,et al.  Application of statistical design and response surface methods to computer-aided VLSI device design , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  D.D. Tang,et al.  50-GHz self-aligned silicon bipolar transistors with ion-implanted base profiles , 1990, IEEE Electron Device Letters.

[7]  A. Brunnschweiler,et al.  A propagation-delay expression and its application to the optimization of polysilicon emitter ECL processes , 1988 .

[8]  Analysis of emitter efficiency enhancement induced by residual stress for in situ phosphorus-doped polysilicon emitter transistors , 1997 .

[9]  Hans-Martin Rein,et al.  Design considerations for very-high-speed Si-bipolar IC's operating up to 50 Gb/s , 1996, IEEE J. Solid State Circuits.

[10]  Toshiyuki Kikuchi,et al.  Very-high-speed silicon bipolar transistors with in-situ doped polysilicon emitter and rapid vapor-phase doping base , 1995 .

[11]  Hwa-Nien Yu,et al.  Self-aligned bipolar transistors for high-performance and low-power-delay VLSI , 1981, IEEE Transactions on Electron Devices.

[12]  D.D. Tang,et al.  Scaling properties of bipolar devices , 1980, 1980 International Electron Devices Meeting.

[13]  T. Ikeda,et al.  A 0.2-/spl mu/m bipolar-CMOS technology on bonded SOI with copper metallization for ultra high-speed processors , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[14]  V. Kaushik,et al.  A nonrecessed-base, self-aligned bipolar structure with selectively deposited polysilicon emitter , 1992 .

[15]  Jinhong Yuan.  Effect of base profile on the base transit time of the bipolar transistor for all levels of injection , 1994 .

[16]  K. Ohnishi,et al.  In situ phosphorus-doped polysilicon emitter technology for very high-speed, small emitter bipolar transistors , 1996 .

[17]  Yoshihito Amemiya,et al.  A simulation study of high-speed silicon heteroemitter bipolar transistors , 1989 .

[18]  J.D. Cressler,et al.  Novel in-situ doped polysilicon emitter process with buried diffusion source (BDS) , 1991, IEEE Electron Device Letters.

[19]  Ching-Te Chuang,et al.  Effect of off-axis implant on the characteristics of advanced self-aligned bipolar transistors , 1987, IEEE Electron Device Letters.

[20]  N. G. Tarr,et al.  Polysilicon emitter p-n-p transistors , 1989 .

[21]  I. Post,et al.  Polysilicon emitters for bipolar transistors: a review and re-evaluation of theory and experiment , 1992 .

[22]  Y. Amemiya,et al.  A 20 ps/G Si Bipolar IC Using Advanced SST with Collector Ion Implantation , 1987 .

[23]  James D. Warnock,et al.  Silicon bipolar device structures for digital applications: technology trends and future directions , 1995 .

[24]  G. W. Taylor,et al.  Figure of merit for integrated bipolar transistors , 1986 .

[25]  Joachim N. Burghartz,et al.  Identification of perimeter depletion and emitter plug effects in deep-submicrometer, shallow-junction polysilicon emitter bipolar transistors , 1992 .

[26]  A. Chantre,et al.  An investigation of nonideal base currents in advanced self-aligned 'etched-polysilicon' emitter bipolar transistors , 1991 .

[28]  J. Sturm,et al.  Current gain-Early voltage products in heterojunction bipolar transistors with nonuniform base bandgaps , 1991, IEEE Electron Device Letters.

[29]  M.B. Ketchen,et al.  An advanced high-performance trench-isolated self-aligned bipolar technology , 1987, IEEE Transactions on Electron Devices.

[30]  J.M.C. Stork,et al.  Bipolar transistor with self-aligned lateral profile , 1987, IEEE Electron Device Letters.

[31]  Kunihiro Suzuki,et al.  Optimum base doping profile for minimum base transit time , 1991 .

[32]  J. Lohstroh,et al.  Devices and circuits for bipolar (V)LSI , 1981, Proceedings of the IEEE.

[33]  D.D. Tang,et al.  A reduced-field design concept for high-performance bipolar transistors , 1989, IEEE Electron Device Letters.

[34]  J. Stork,et al.  Tunneling in base-emitter junctions , 1983, IEEE Transactions on Electron Devices.

[35]  J. Ebers,et al.  Large-Signal Behavior of Junction Transistors , 1954, Proceedings of the IRE.

[36]  R.D. Gardner,et al.  A new approach to optimizing the base profile for high-speed bipolar transistors , 1990, IEEE Electron Device Letters.

[37]  D. Roulston,et al.  Optimization of maximum oscillation frequency of a bipolar transistor , 1987 .

[38]  J.W. Slotboom,et al.  On the Optimisation of SiGe-Base Bipolar Transistors , 1995, ESSDERC '95: Proceedings of the 25th European Solid State Device Research Conference.

[39]  J.M.C. Stork,et al.  Design considerations of high-performance narrow-emitter bipolar transistors , 1987, IEEE Electron Device Letters.

[40]  R. Stengl,et al.  Sub-20 ps silicon bipolar technology using selective epitaxial growth , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[41]  J. Kerr,et al.  The effect of emitter doping gradient on fTin microwave bipolar transistors , 1975, IEEE Transactions on Electron Devices.

[42]  J.A. del Alamo,et al.  Forward-bias tunneling: A limitation to bipolar device scaling , 1986, IEEE Electron Device Letters.

[43]  I. Masuda,et al.  High-speed BiCMOS technology with a buried twin well structure , 1987, IEEE Transactions on Electron Devices.

[44]  J.E. Lary,et al.  Effective base resistance of bipolar transistors , 1985, IEEE Transactions on Electron Devices.

[45]  Keith A. Jenkins,et al.  Optimization of SiGe HBT technology for high speed analog and mixed-signal applications , 1993, Proceedings of IEEE International Electron Devices Meeting.

[46]  K. Shimohigashi,et al.  A high-current-gain low-temperature pseudo-HBT utilizing a sidewall base-contact structure (SICOS) , 1989, IEEE Electron Device Letters.

[47]  E. Ohue,et al.  12-ps ECL using low-base-resistance Si bipolar transistor by self-aligned metal/IDP technology , 1997 .

[48]  G. R. Wilson,et al.  Advances in bipolar VLSI , 1990 .

[49]  Kwok K. Ng,et al.  Reevaluation of the ftBV/sub ceo/ limit on Si bipolar transistors , 1998 .

[50]  Johannes M. C. Stork.  Bipolar transistor scaling for minimum switching delay and energy dissipation , 1988, Technical Digest., International Electron Devices Meeting.

[51]  Keith A. Jenkins,et al.  35 GHz/35 psec ECL pnp technology , 1990, International Technical Digest on Electron Devices.

[52]  D. J. Walkey,et al.  Physical modeling of lateral scaling in bipolar transistors , 1996 .

[53]  An investigation of the tradeoff between enhanced gain and base doping in polysilicon emitter bipolar transistors , 1985, IEEE Transactions on Electron Devices.

[54]  Hans-Martin Rein,et al.  Modeling substrate effects in the design of high-speed Si-bipolar ICs , 1996, IEEE J. Solid State Circuits.

[55]  P. Lu,et al.  Collector-base junction avalanche effects in advanced double-poly self-aligned bipolar transistors , 1989 .

[56]  D.D. Tang,et al.  1.25 /spl mu/m Deep-Groove-Isolated Self-Aligned Bipolar Circuits , 1982, IEEE Journal of Solid-State Circuits.

[57]  H. C. de Graaff,et al.  Measurements of bandgap narrowing in Si bipolar transistors , 1976 .

[58]  Z. A. Shafi,et al.  Predicted propagation delay of Si/SiGe heterojunction bipolar ECL circuits , 1990 .

[59]  H. Nishizawa,et al.  Recent progress in bipolar transistor technology , 1995 .

[60]  C. T. Kirk,et al.  A theory of transistor cutoff frequency (fT) falloff at high current densities , 1962, IRE Transactions on Electron Devices.

[61]  J. Hayden,et al.  A new technique for forming a shallow link base in a double polysilicon bipolar transistor , 1994 .

[62]  M. J. Kumar,et al.  Collector design tradeoffs for low voltage applications of advanced bipolar transistors , 1993 .

[63]  D. Tang,et al.  Bipolar circuit scaling , 1979, 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[64]  J. N. Burghartz.  BiCMOS process integration and device optimization: Basic concepts and new trends , 1996 .

[65]  W. Fang.  Accurate analytical delay expressions for ECL and CML circuits and their applications to optimizing high-speed bipolar circuits , 1990 .