Effect of gate fringing and dopant redistribution on the width-dependence of threshold voltage of narrow channel shallow trench isolated MOSFETs

This paper demonstrates the effect of gate fringing and dopant redistribution on the width-dependence of threshold voltage of narrow channel shallow trench isolated MOSFETs Shallow trench isolated MOSFETs have been considered in the 90 nm technology node. The model takes into account the modification of the depletion charge density caused due to dopant redistribution and the enhanced depletion depth at the trench oxide sidewalls due to edge effect caused by gate fringing. The developed model has been validated by comparing the results predicted from the derived model with experimental data, simulation data and also with a similar model available in literature. It has been demonstrated that our model predicts correctly the inverse narrow width effect of nano-scale devices.

[1]  Inverse-narrow-width effect of deep sub-micrometer MOSFETs with LOCOS isolation , 1997 .

[2]  A. Benvenuti,et al.  Experimental and simulation study of boron segregation and diffusion during gate oxidation and spike annealing , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[3]  Shih-Wei Sun,et al.  A closed-form back-gate-bias related inverse narrow-channel effect model for deep-submicron VLSI CMOS devices using shallow trench isolation , 2000 .

[4]  K. Hong,et al.  An analytical model for the inverse narrow‐gate effect of a metal‐oxide‐semiconductor field‐effect transistor , 1987 .

[5]  T. Chou,et al.  A novel STI etching technology to mitigate an inverse narrow width effect, and improve device performances for 90 nm node and beyond CMOS technology , 2007 .

[6]  Liu Xinfu,et al.  A study of inverse narrow width effect of 65nm low power CMOS technology , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[7]  Chih-Sheng Chang,et al.  Modeling mechanical stress effect on dopant diffusion in scaled MOSFETs , 2005, IEEE Transactions on Electron Devices.

[8]  Effect of STI stress on leakage and Vccmin of a sub-65 nm node low-power SRAM , 2008 .

[9]  W. S. Lau,et al.  Anomalous narrow width effect in p-channel metal-oxide-semiconductor surface channel transistors using shallow trench isolation technology , 2008, Microelectron. Reliab..

[10]  O. Sidek,et al.  Physical-Based SPICE Model of CMOS STI y-Stress Effect , 2006, 2006 IEEE International Conference on Semiconductor Electronics.

[11]  T. Yabu,et al.  The inverse-narrow-width effect of LOCOS isolated n-MOSFET in a high-concentration p-well , 1992, IEEE Electron Device Letters.

[12]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .

[13]  P. Stolk,et al.  Narrow Device Issues in Deep-Submicron Technologies-the Influence of Stress, TED and Segregation on Device Performance , 2000, 30th European Solid-State Device Research Conference.

[14]  Yung-Huei Lee,et al.  Shallow Trench Isolation Edge Effect on Random Telegraph Signal Noise and Implications for Flash Memory , 2009, IEEE Transactions on Electron Devices.

[15]  D. Schmitt-Landsiedel,et al.  Impact of STI-induced stress, inverse narrow width effect, and statistical V/sub TH/ variations on leakage currents in 120 nm CMOS , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).