Towards evolving fault tolerant biologically inspired hardware using evolutionary algorithms

Embryonic hardware systems satisfy the fundamental characteristics found in nature which contribute to the development of any multi-cellular living being. Attempts of researchers' in this field to learn from nature have yielded promising results; they proved the feasibility of applying nature-like mechanisms to the world of digital electronics with self-diagnostic and self-healing characteristics, Design by humans however often results in very complex hardware architectures, requiring a large amount of manpower and computational resources. A wider objective is to find novel solutions to design such complex architectures for Embryonic Systems, by problem decomposition and unique design methodologies so that system functionality and performance will not be compromised. Design automation using reconfigurable hardware and EA (evolutionary algorithm), such as GA (genetic algorithms), is one way to tackle this issue. This concept applies the notion of EHW (evolvable hardware) to the problem domain. Unlocking the power of EHW for both novel design solutions and for circuit optimisation has attracted many researchers since the early '90s. The promise of using genetic algorithms through evolvable hardware design will, in this paper, be demonstrated by the authors by evolving a relatively simple combinatorial logic circuit (full-adder).

[1]  M. Sipper,et al.  Toward robust integrated circuits: The embryonics approach , 2000, Proceedings of the IEEE.

[2]  Adrian Stoica,et al.  Reconfigurable VLSI architectures for evolvable hardware: from experimental field programmable transistor arrays to evolution-oriented chips , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Mehrdad Salami,et al.  Evolvable hardware at function level , 1997, Proceedings of 1997 IEEE International Conference on Evolutionary Computation (ICEC '97).

[4]  Isamu Kajitani,et al.  Evolvable hardware with genetic learning , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[5]  Julian Francis Miller,et al.  Scalability problems of digital circuit evolution evolvability and efficient designs , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[6]  J.D. Lohn,et al.  Evolvable hardware using evolutionary computation to design and optimize hardware systems , 2006, IEEE Computational Intelligence Magazine.

[7]  Adrian Stoica,et al.  Toward evolvable hardware chips: Experiments with a programmable transistor array , 1999, Proceedings of the Seventh International Conference on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems.

[8]  Marco Tomassini,et al.  Evolutionary Algorithms , 1995, Towards Evolvable Hardware.

[9]  X. Zhang,et al.  Ontogenetic Cellular Hardware for Fault Tolerant Systems , 2003, Embedded Systems and Applications.

[10]  Adrian Stoica,et al.  Mixtrinsic Evolution , 2000, ICES.

[11]  John H. Holland,et al.  Adaptation in Natural and Artificial Systems: An Introductory Analysis with Applications to Biology, Control, and Artificial Intelligence , 1992 .

[12]  Hazem M. Abbas,et al.  Combinational circuit design using evolutionary algorithms , 2003, CCECE 2003 - Canadian Conference on Electrical and Computer Engineering. Toward a Caring and Humane Technology (Cat. No.03CH37436).

[13]  Adrian Thompson,et al.  Silicon evolution , 1996 .

[14]  Gianluca Tempesti,et al.  Bio-inspired computing tissues: towards machines that evolve, grow, and learn. , 2003, Bio Systems.

[15]  X. Zhang,et al.  A Reconfigurable Self-Healing Embryonic Cell Architecture , 2003, Engineering of Reconfigurable Systems and Algorithms.

[16]  Vu Duong,et al.  Evolution of analog circuits on field programmable transistor arrays , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[17]  John R. Koza,et al.  Genetic programming - on the programming of computers by means of natural selection , 1993, Complex adaptive systems.

[18]  Xin Yao,et al.  Promises and challenges of evolvable hardware , 1996, IEEE Trans. Syst. Man Cybern. Part C.