A 4-Channel 12-Bit High-Voltage Radiation-Hardened Digital-to-Analog Converter for Low Orbit Satellite Applications

This paper presents a circuit design and an implementation of a four-channel 12-bit digital-to-analog converter (DAC) with high-voltage operation and radiation-tolerant attribute using a specific CSMC H8312 0.5-<inline-formula> <tex-math notation="LaTeX">$\mu \text{m}$ </tex-math></inline-formula> Bi-CMOS technology to achieve the functionality across a wide-temperature range from −55 °C to 125 °C. In this paper, an R-2R resistor network is adopted in the DAC to provide necessary resistors matching which improves the DAC precision and linearity with both the global common centroid and local common centroid layout. Therefore, no additional, complicated digital calibration or laser-trimming are needed in this design. The experimental and measurement results show that the maximum frequency of the single-chip four-channel 12-bit R-2R ladder high-voltage radiation-tolerant DAC is 100 kHz, and the designed DAC achieves the maximum value of differential non-linearity of 0.18 LSB, and the maximum value of integral non-linearity of −0.53 LSB at 125 °C, which is close to the optimal DAC performance. The performance of the proposed DAC keeps constant over the whole temperature range from −55 °C to 125 °C. Furthermore, an enhanced radiation-hardened design has been demonstrated by utilizing a radiation chamber experimental setup. The fabricated radiation-tolerant DAC chipset occupies a die area of 7 mm <inline-formula> <tex-math notation="LaTeX">$\times7$ </tex-math></inline-formula> mm in total including pads (core active area of 4 mm <inline-formula> <tex-math notation="LaTeX">$\times5$ </tex-math></inline-formula> mm excluding pads) and consumes less than 525 mW, output voltage ranges from −10 to +10 V.

[1]  Hua Fan,et al.  Exploiting Smallest Error to Calibrate Non-Linearity in SAR Adcs , 2018, IEEE Access.

[2]  Tiago R. Balen,et al.  Single event transient effects on charge redistribution SAR ADCs , 2017, Microelectron. Reliab..

[3]  Waleed Khalil,et al.  A 10-bit DC-20-GHz Multiple-Return-to-Zero DAC With >48-dB SFDR , 2017, IEEE Journal of Solid-State Circuits.

[4]  Mau-Chung Frank Chang,et al.  An R2R-DAC-Based Architecture for Equalization-Equipped Voltage-Mode PAM-4 Wireline Transmitter Design , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Yvon Savaria,et al.  Modeling R-2R Segmented-Ladder DACs , 2010, IEEE Trans. Circuits Syst. I Regul. Pap..

[6]  Akihiro Tanaka,et al.  0.5-V 70-nW Rail-to-Rail Operational Amplifier Using a Cross-Coupled Output Stage , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Hua Fan,et al.  High-Resolution SAR ADC With Enhanced Linearity , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Bin Li,et al.  A four-band TD-LTE transmitter with wide dynamic range and LPF bandwidth calibration , 2017, 2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT).

[9]  M.G.R. Degrauwe,et al.  A rail-to-rail input/output CMOS power amplifier , 1989 .

[10]  Avireni Srinivasulu,et al.  Two Rail-To-Rail Class-AB CMOS Buffers with High Performance Slew Rate and Delay , 2014, 2014 International Conference on Devices, Circuits and Communications (ICDCCom).

[11]  Manmath Narayan Sahoo,et al.  Modelling of a Fibonacci Sequence 8-bit Current Steering DAC to Improve the Second Order Nonlinearities , 2018 .

[12]  Hua Fan,et al.  High Linearity SAR ADC for High Performance Sensor System , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[13]  Hua Fan,et al.  High resolution and linearity enhanced SAR ADC for wearable sensing systems , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[14]  Boris Murmann,et al.  A 14-Bit 30-MS/s 38-mW SAR ADC Using Noise Filter Gear Shifting , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Chih-Wen Lu A Rail-To-Rail Class-AB Amplifier With an Offset Cancellation for LCD Drivers , 2009, IEEE J. Solid State Circuits.

[16]  W. T. Holman,et al.  Design issues for a radiation-tolerant digital-to-analog converter in a commercial 2.0-/spl mu/m BiCMOS process , 1997, RADECS 97. Fourth European Conference on Radiation and its Effects on Components and Systems (Cat. No.97TH8294).

[17]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[18]  Franco Maloberti,et al.  A 10-Bit Radiation-Hardened by Design (RHBD) SAR ADC for Space Applications , 2017, 2017 New Generation of CAS (NGCAS).

[19]  Hadi Heidari,et al.  A CMOS Current-Mode Magnetic Hall Sensor With Integrated Front-End , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  Luca Benini,et al.  Smart Energy-Efficient Clock Synthesizer for Duty-Cycled Sensor SoCs in 65 nm/28nm CMOS , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.