A Simple Mechanism for Detecting Ineffectual Instructions in Slipstream Processors