Charge sharing write driver and half- V DD pre-charge 8T SRAM with virtual ground for low-power write and read operation

A novel write bitline (BL) charge sharing write driver (CSWD) and a half-V DD read BL (RBL) pre-charge scheme is presented for a single-ended 8T static random access memory (SRAM). Before write enable (WE) signal assertion, CSWD equalises the write BLs by allowing their charge sharing. Both write BLs are equalised at the middle value of supply voltage using leakage current compensation block. Afterwards, as WE signal is asserted, CSWD produces the rail-to-rail levels at write BL pair. Charging of a BL from half-V DD to V DD essentially reduces the write dynamic power dissipation by 50%. Half-V DD precharging is used for RBL to achieve low-power read operation. Read port is powered by virtual ground rail to improve the RBL leakages. The authors compare the proposed 8T design (P8T) with conventional 6T (C6T) and 8T (C8T) designs in a 45 nm technology node. Write power dissipation is reduced by 42% and dynamic read power is reduced by more than 39%. Overall leakages are reduced by more than 18% compared with C6T and I on /I off ratio of the RBL is improved by more than two orders of magnitude compared with conventional 8T (C8T).

[1]  Anna W. Topol,et al.  Stable SRAM cell design for the 32 nm node and beyond , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[2]  Muhammad Sohail,et al.  Charge-sharing read port with bitline pre-charging and sensing scheme for low-power SRAMs , 2017, Int. J. Circuit Theory Appl..

[3]  Anantha Chandrakasan,et al.  Application-Specific SRAM Design Using Output Prediction to Reduce Bit-Line Switching Activity and Statistically Gated Sense Amplifiers for Up to 1.9$\times$ Lower Energy/Access , 2013, IEEE Journal of Solid-State Circuits.

[4]  Kaushik Roy,et al.  A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[5]  K. Takeda,et al.  A read-static-noise-margin-free SRAM cell for low-V/sub dd/ and high-speed applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[6]  Chia-Lin Yang,et al.  Zero-aware asymmetric SRAM cell for reducing cache power in writing zero , 2004, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Bai-Sun Kong,et al.  10T SRAM Using Half- $V_{\text {DD}}$ Precharge and Row-Wise Dynamically Powered Read Port for Low Switching Power and Ultralow RBL Leakage , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Keejong Kim,et al.  A low-power SRAM using bit-line charge-recycling technique , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).

[9]  Mahmut T. Kandemir,et al.  Leakage Current: Moore's Law Meets Static Power , 2003, Computer.

[10]  H. Fujiwara,et al.  Which is the best dual-port SRAM in 45-nm process technology? — 8T, 10T single end, and 10T differential — , 2008, 2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial.

[11]  Takayasu Sakurai,et al.  90% write power-saving SRAM using sense-amplifying memory cell , 2004 .

[12]  Byung-Do Yang.  A Low-Power SRAM Using Bit-Line Charge-Recycling for Read and Write Operations , 2010, IEEE Journal of Solid-State Circuits.

[13]  Ulrich Rückert,et al.  A 65 nm 32 b Subthreshold Processor With 9T Multi-Vt SRAM and Adaptive Supply Voltage Control , 2013, IEEE Journal of Solid-State Circuits.

[14]  A.P. Chandrakasan,et al.  A 256-kb 65-nm Sub-threshold SRAM Design for Ultra-Low-Voltage Operation , 2007, IEEE Journal of Solid-State Circuits.

[15]  Patrick Schaumont,et al.  Domain-Specific Codesign for Embedded Security , 2003, Computer.

[16]  Jun Zhou,et al.  Design of an Ultra-low Voltage 9T SRAM With Equalized Bitline Leakage and CAM-Assisted Energy Efficiency Improvement , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Hanwool Jeong,et al.  Trip-Point Bit-Line Precharge Sensing Scheme for Single-Ended SRAM , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Taejoong Song,et al.  Fully-gated ground 10T-SRAM bitcell in 45 nm SOI technology , 2010 .

[19]  C.H. Kim,et al.  A 0.2 V, 480 kb Subthreshold SRAM With 1 k Cells Per Bitline for Ultra-Low-Voltage Computing , 2008, IEEE Journal of Solid-State Circuits.

[20]  Kouichi Kanda,et al.  Two orders of magnitude leakage power reduction of low voltage SRAMs by row-by-row dynamic V/sub dd/ control (RRDV) scheme , 2002, 15th Annual IEEE International ASIC/SOC Conference.

[21]  Trevor N. Mudge,et al.  Power: A First-Class Architectural Design Constraint , 2001, Computer.

[22]  Lee-Sup Kim,et al.  A low-power SRAM using hierarchical bit line and local sense amplifiers , 2005, IEEE J. Solid State Circuits.