Design of low leakage process tolerant SRAM cell

In this paper, a novel 8 Transistor Static Random Access Memory (SRAM) cell is proposed to reduce the static power introduced by sub threshold and gate leakages, thus reducing the total power dissipation. The power dissipation of the proposed cell in standby mode has reduced considerably, compared to the conventional 6 Transistor SRAM cell and NC SRAM cell. A better stability is achieved in this cell under different process corners. The proposed technique reduces the standby power to 6.22 nW, which is almost negligible compared to that of a 6T SRAM cell (4.23 uW). Hence, the proposed cell is more suitable for standby mode operation. The total power of the proposed cell is reduced by 25.6% and the read-stability is increased by 40% compared to the conventional 6T SRAM cell. Cadence (Virtuoso) tools are used for simulation with gpdk 45-nm process technology.

[1]  Wim Dehaene,et al.  SRAM Design for Wireless Sensor Networks , 2013 .

[2]  Koji Nii,et al.  A 45-nm Bulk CMOS Embedded SRAM With Improved Immunity Against Process and Temperature Variations , 2008, IEEE Journal of Solid-State Circuits.

[3]  Yong-Bin Kim,et al.  Design and analysis of a 32 nm PVT tolerant CMOS SRAM cell for low leakage and high stability , 2010, Integr..

[4]  Ramalingam Sridhar,et al.  NC-SRAM - a low-leakage memory circuit for ultra deep submicron designs , 2003, IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings..

[5]  Zhiyu Liu,et al.  Characterization of a Novel Nine-Transistor SRAM Cell , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Kaushik Roy,et al.  Parameter Variation Tolerance and Error Resiliency: New Design Paradigm for the Nanoscale Era , 2010, Proceedings of the IEEE.

[7]  Ali Afzali-Kusha,et al.  Design and Analysis of Two Low-Power SRAM Cell Structures , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[9]  Charan Thondapu,et al.  A gate leakage reduction strategy for sub-70 nm memory circuits , 2004, Proceedings of the 2004 IEEE Dallas/CAS Workshop Implementation of High Performance Circuits.

[10]  Govind Prasad,et al.  Statistical analysis of low-power SRAM cell structure , 2015 .